Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
38
Merged
596
Closed
54
All
688
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Popularity
nir, intel/compiler: Add support for ternary add instruction on XeHP
!11596
· created
Jun 24, 2021
by
Sagar Ghuge
NIR
intel
intel-fs
Merged
1
52
updated
Sep 02, 2021
ci: Enable -Werror in all build jobs
!10220
· created
Apr 13, 2021
by
Michel Dänzer
master
ACO
ANV
GLSL
GLX
NIR
VDPAU
android
d3d12
etnaviv
freedreno
i915g
i965
intel
ir3
iris
lima
llvmpipe
mesa
nine
nouveau
nv-vieux
osmesa
panfrost
r100
r200
r300
r600
softpipe
svga
swr
swrast
util
vc4
virgl
vulkan
wgl
zink
Merged
1
15
updated
Jul 13, 2021
Disable libexpat android v2
!9848
· created
Mar 26, 2021
by
Tapani Pälli
master
ANV
android
i965
intel
iris
Merged
1
15
updated
Mar 27, 2021
ci: Move docker images from Debian buster to bullseye
!9833
· created
Mar 25, 2021
by
Michel Dänzer
master
CI
intel
llvmpipe
r600
softpipe
Merged
1
49
updated
Apr 14, 2021
intel/compiler: Use INTEL_DEBUG=blorp to dump blorp shaders
!9779
· created
Mar 23, 2021
by
Caio Oliveira
master
intel
Merged
1
7
updated
Dec 09, 2021
intel/compiler/965: move ff gs compiler to common code
!9721
· created
Mar 19, 2021
by
Dave Airlie
master
i965
intel
Merged
1
2
updated
May 04, 2021
intel/mi_builder: Gen12.5 and RT stuff
!9445
· created
Mar 07, 2021
by
Faith Ekstrand
master
intel
Merged
1
12
updated
Mar 08, 2021
intel: Fix pixel-pipe performance bottlenecks on fused Gen12 parts.
!8749
· created
Jan 27, 2021
by
Francisco Jerez
master
ANV
intel
iris
performance
Merged
1
11
updated
Mar 10, 2021
Build gen12hp as gen12.5
!7757
· created
Nov 24, 2020
by
Jordan Justen
master
ANV
ISL
intel
iris
Merged
1
5
updated
Sep 02, 2021
nir: nir_builder_init_simple_shader() ergonomics
!7323
· created
Oct 26, 2020
by
Emma Anholt
master
NIR
RADV
intel
Merged
1
17
updated
Nov 12, 2020
intel: move debug identifier out of libintel_dev
!29128
· created
May 10, 2024
by
Lionel Landwerlin
intel
Merged
7
updated
May 11, 2024
intel/brw: Various tweaks to the shader dump output
!29114
· created
May 08, 2024
by
Caio Oliveira
intel
intel-brw
intel-compiler
Merged
5
updated
May 11, 2024
intel/perf: Free resources and reduce code duplication
!29077
· created
May 06, 2024
by
José Roberto de Souza
intel
Merged
18
updated
May 07, 2024
intel/perf: Minor fixes
!28997
· created
Apr 30, 2024
by
José Roberto de Souza
intel
intel-tools
Merged
1
updated
May 02, 2024
brw/lower_a2c: fix for scalarized fs outputs
!28752
· created
Apr 15, 2024
by
Mike Blumenkrantz
intel
Merged
1
updated
Apr 22, 2024
intel/tools: Parse INSTDONE registers in Xe KMD error dump
!28722
· created
Apr 12, 2024
by
José Roberto de Souza
intel
intel-tools
Merged
3
updated
Apr 24, 2024
ci/intel: sona device_type is back online
!28721
· created
Apr 12, 2024
by
David Heidelberg
CI
intel
Merged
0
updated
Apr 12, 2024
intel/tools/error2hangdump: Add Xe KMD support
!28720
· created
Apr 12, 2024
by
José Roberto de Souza
intel
intel-tools
Merged
2
updated
Apr 18, 2024
intel/compiler/gfx20+: Implement sub-dword integer regioning restrictions.
!28698
· created
Apr 11, 2024
by
Francisco Jerez
intel
intel-compiler
Merged
13
updated
Apr 23, 2024
intel/dev: Change ATS-M 0x56c2 string from 170G to 170V
!28687
· created
Apr 11, 2024
by
Jordan Justen
intel
Merged
1
updated
Apr 11, 2024
Prev
1
2
3
4
5
6
7
…
30
Next