Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
15
Merged
398
Closed
62
All
475
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Updated date
vtn: Remove transpose(m0)*m1 fast path
!26821
· created
Dec 27, 2023
by
Konstantin Seurer
SPIR-V
Merged
4
updated
Jan 09, 2024
spirv: Handle DepthReplacing correctly
!26876
· created
Jan 03, 2024
by
Konstantin Seurer
ANV
SPIR-V
Merged
14
updated
Jan 09, 2024
vtn: optimize opencl mad
!26932
· created
Jan 08, 2024
by
Alyssa Rosenzweig
NIR
SPIR-V
Merged
16
updated
Jan 09, 2024
spirv: Use linear_alloc for parsing-only data
!25279
· created
Sep 18, 2023
by
Caio Oliveira
SPIR-V
Merged
1
11
updated
Jan 02, 2024
treewide: Replace the include of nir_types.h with glsl_types.h
!26753
· created
Dec 19, 2023
by
Yonggang Luo
GLSL
NIR
Rusticl
SPIR-V
asahi
d3d12
freedreno
lima
meson
panfrost
vc4
Merged
1
updated
Jan 01, 2024
radv,vtn,driconf: Add and use radv_rt_ssbo_non_uniform workaround for Crysis 2/3 Remastered
!26391
· created
Nov 29, 2023
by
Friedrich Vock
RADV
SPIR-V
util
Merged
14
updated
Dec 17, 2023
spirv: add missing build dependency
!26624
· created
Dec 10, 2023
by
Eric Engestrom
SPIR-V
Merged
1
updated
Dec 12, 2023
spirv,nir: Respect variable alignments
!26522
· created
Dec 05, 2023
by
Faith Ekstrand
NIR
OpenCL
SPIR-V
Merged
10
updated
Dec 06, 2023
compiler: Clean up mesa_prim usage
!24821
· created
Aug 22, 2023
by
Faith Ekstrand
AMD common
ANV
GLSL
NIR
SPIR-V
TGSI
asahi
d3d12
freedreno
gallium
intel-fs
intel-vec4
llvmpipe
radeon
radeonsi
v3d
v3dv
Merged
15
updated
Dec 05, 2023
spirv,turnip: Use 16 bit for RelaxedPrecision-decorated ALU ops
!16465
· created
May 12, 2022
by
Emma Anholt
SPIR-V
ir3
turnip
Merged
17
updated
Nov 21, 2023
asahi: Nov 5 sync: OpenGL 3.3
!26056
· created
Nov 06, 2023
by
Alyssa Rosenzweig
Needs merge
AMD common
NIR
SPIR-V
asahi
docs
gallium
intel-vec4
meson
Merged
1
0
updated
Nov 21, 2023
rusticl: basic DPCPP/SyCL support
!25701
· created
Oct 13, 2023
by
Karol Herbst
NIR
Rusticl
SPIR-V
Merged
5
updated
Nov 20, 2023
nir, radv: Optimize boolean reduce intrinsics
!218
· created
Feb 07, 2019
by
Connor Abbott
NIR
RADV
SPIR-V
Merged
59
updated
Nov 17, 2023
zink, rusticl, radv: fixes to get zink closer to conformance
!25837
· created
Oct 21, 2023
by
Karol Herbst
ANV
OpenCL
RADV
Rusticl
SPIR-V
zink
Merged
1
31
updated
Oct 30, 2023
compiler/vulkan/drm-shim: decouple from gallium
!24462
· created
Aug 03, 2023
by
Yonggang Luo
NIR
SPIR-V
meson
vulkan
Merged
4
updated
Oct 27, 2023
NIR 2.0
!24432
· created
Aug 01, 2023
by
Alyssa Rosenzweig
Needs review
ACO
AMD common
ANV
GLSL
NIR
Rusticl
SPIR-V
TGSI
asahi
crocus
d3d12
dozen
etnaviv
freedreno
gallium
hasvk
intel-fs
intel-vec4
ir3
iris
lima
llvmpipe
meson
nouveau
panfrost
powervr
r600
radeon
radeonsi
turnip
v3dv
vc4
vulkan
zink
Merged
4
72
updated
Oct 26, 2023
compiler: Implement num_mesh_vertices_per_primitive to match u_vertices_per_prim and then rename to mesa_vertices_per_prim
!25880
· created
Oct 25, 2023
by
Yonggang Luo
AMD common
ANV
NIR
SPIR-V
TGSI
asahi
freedreno
gallium
llvmpipe
radeon
radeonsi
v3d
v3dv
Merged
6
updated
Oct 26, 2023
spirv: Let spirv2nir find out the shader to use
!25461
· created
Sep 28, 2023
by
Caio Oliveira
SPIR-V
Merged
5
updated
Oct 26, 2023
asahi: fix OpenCL fmin/fmax
!25788
· created
Oct 18, 2023
by
Karol Herbst
SPIR-V
asahi
Merged
1
updated
Oct 18, 2023
nir/spirv: Add inverse_ballot intrinsic
!25123
· created
Sep 08, 2023
by
Daniel Schürmann
ACO
NIR
RADV
SPIR-V
Merged
21
updated
Sep 28, 2023
Prev
1
2
3
4
5
6
…
20
Next