Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
128
Merged
1,858
Closed
357
All
2,343
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
nir: add nir_vertex_divergence_analysis, remove iNTERP_MODE_COLOR, change IO options
!26918
· created
Jan 07, 2024
by
Marek Olšák
NIR
Merged
17
updated
Feb 02, 2024
treewide: Use util_is_power_of_two_nonzero{64|_uintptr} IS_POT_NONZERO when needed
!26909
· created
Jan 05, 2024
by
Yonggang Luo
NIR
NVK
asahi
clover
iris
panfrost
powervr
util
vulkan
Merged
1
updated
Jan 11, 2024
reviewed commits from !26251
!26907
· created
Jan 05, 2024
by
Rhys Perry
ACO
AMD common
NIR
RADV
Merged
0
updated
Jan 05, 2024
nir,zink: Redefine flat_mask in terms of I/O locations
!26888
· created
Jan 04, 2024
by
Antonino Maniscalco
NIR
zink
Merged
21
updated
Jan 10, 2024
nir/validate: allow bias on nir_texop_lod
!26861
· created
Jan 02, 2024
by
Alyssa Rosenzweig
NIR
asahi
Merged
1
updated
Jan 04, 2024
nir,glsl: add nir_opt_varyings, new varying linking optimization pass, enable it in the linker for radeonsi
!26819
· created
Dec 27, 2023
by
Marek Olšák
Needs review
GLSL
NIR
mesa
radeonsi
Merged
3
194
updated
Apr 11, 2024
microsoft/clc: Optimizations and improvements
!26803
· created
Dec 22, 2023
by
Jesse Natalie
NIR
OpenCL
d3d12
Merged
Approved
6
updated
Mar 26, 2024
nir: get rid of "_zero_base" variants of intrinsics
!26800
· created
Dec 22, 2023
by
Karol Herbst
ANV
NAK
NIR
asahi
d3d12
freedreno
gallium
intel-fs
ir3
lavapipe
nouveau
panfrost
v3d
Merged
33
updated
Apr 24, 2024
treewide: Replace the include of nir_types.h with glsl_types.h
!26753
· created
Dec 19, 2023
by
Yonggang Luo
GLSL
NIR
Rusticl
SPIR-V
asahi
d3d12
freedreno
lima
meson
panfrost
vc4
Merged
1
updated
Jan 01, 2024
ir3: lower 64b registers before creating preamble
!26737
· created
Dec 18, 2023
by
Job Noorman
NIR
freedreno
ir3
Merged
1
updated
Dec 18, 2023
nir: Optimize fpow with small constant exponents
!26727
· created
Dec 17, 2023
by
Konstantin Seurer
NIR
Merged
12
updated
Jan 02, 2024
compiler/types: Use a typedef for glsl_type
!26708
· created
Dec 15, 2023
by
Caio Oliveira
GLSL
NIR
intel-vec4
mesa
meson
nouveau
r600
Merged
7
updated
Dec 23, 2023
compiler/types: Remove glsl_type C++ helpers
!26707
· created
Dec 15, 2023
by
Caio Oliveira
GLSL
NIR
intel-vec4
mesa
meson
nouveau
r600
Merged
3
updated
Dec 22, 2023
radv,radeonsi: Add option to clear LDS at the end of shaders.
!26679
· created
Dec 13, 2023
by
Bas Nieuwenhuizen
NIR
RADV
radeonsi
Merged
39
updated
Dec 20, 2023
compiler/types: Remove C++ static members for builtins
!26658
· created
Dec 12, 2023
by
Caio Oliveira
GLSL
NIR
intel-fs
intel-vec4
meson
Merged
5
updated
Dec 15, 2023
asahi: Dec 9 sync
!26614
· created
Dec 09, 2023
by
Alyssa Rosenzweig
NIR
asahi
docs
freedreno
ir3
meson
Merged
1
updated
Dec 09, 2023
nak: Implement fmulz and ffmaz
!26569
· created
Dec 07, 2023
by
Faith Ekstrand
NAK
NIR
NVK
RADV
Merged
1
6
updated
Dec 11, 2023
nir/printf: remove treat_doubles_as_floats
!26541
· created
Dec 06, 2023
by
Karol Herbst
NIR
OpenCL
Merged
9
updated
Jan 18, 2024
nak,nvk: KHR_shader_integer_dot_product
!26533
· created
Dec 06, 2023
by
Faith Ekstrand
NAK
NIR
NVK
RADV
Rusticl
d3d12
intel-fs
radeonsi
turnip
Merged
10
updated
Dec 06, 2023
nir: Scalarize bounds checked loads and stores
!26526
· created
Dec 05, 2023
by
Faith Ekstrand
ANV
NIR
NVK
panvk
Merged
6
updated
Dec 17, 2023
Prev
1
2
3
4
5
6
7
8
9
…
93
Next