Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
1,153
Merged
24,927
Closed
3,010
All
29,090
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
Draft: Intel Xe2 Compression
!28620
· created
Apr 07, 2024
by
jxzgithub
ANV
ISL
blorp
iris
132
updated
May 10, 2024
radv/rt: Cleanups and micro optimizations
!28619
· created
Apr 07, 2024
by
Konstantin Seurer
RADV
2
updated
Apr 25, 2024
llvmpipe,nir: Emit debug information (shader debugging using GDB)
!28613
· created
Apr 06, 2024
by
Konstantin Seurer
NIR
llvmpipe
2
5
updated
Apr 10, 2024
mesa/st: refactor usage of st_finalize_nir to eliminate boolean parameters
!28603
· created
Apr 05, 2024
by
Gert Wollny
gallium
5
updated
Apr 13, 2024
radv: implement RB+ depth-only rendering for better perf
!28590
· created
Apr 05, 2024
by
Samuel Pitoiset
RADV
7
updated
May 08, 2024
nir/idiv_const: intel/compiler: Unify integer constant division optimizations
!28588
· created
Apr 05, 2024
by
Ian Romanick
NIR
intel-brw
intel-compiler
17
updated
Apr 19, 2024
dri: Fix pipe_loader_create_screen() error handling
!28579
· created
Apr 04, 2024
by
Amit Pundir
gallium
4
updated
May 02, 2024
ci: Nightly run expectations update
!28572
· created
Apr 04, 2024
by
Sergi Blanch Torné
ANV
CI
RADV
etnaviv
freedreno
r300
v3dv
zink
73
updated
Apr 29, 2024
Draft: broadcom/compiler: always use compact arrays for clipdist
!28566
· created
Apr 04, 2024
by
Iago Toral
v3d
v3dv
0
updated
Apr 04, 2024
radeonsi: Set LS-HS vertex stride to zero when there are no LS outputs.
!28548
· created
Apr 03, 2024
by
Timur Kristóf
AMD common
radeonsi
16
updated
Apr 06, 2024
radeonsi: add nir_opt_gcm pass
!28539
· created
Apr 03, 2024
by
Ganesh Belgur Ramachandra
radeonsi
1
updated
Apr 24, 2024
spirv: Properly handle cross-invocation TCS output access
!28537
· created
Apr 03, 2024
by
Faith Ekstrand
ANV
NAK
NIR
SPIR-V
freedreno
hasvk
lavapipe
mesa
turnip
7
updated
Apr 03, 2024
intel/blorp: Allow gfx12 fast-clears without CCS surf
!28536
· created
Apr 03, 2024
by
Nanley Chery
blorp
0
updated
Apr 03, 2024
docs/dispatch: Fix nonexistent paths
!28524
· created
Apr 02, 2024
by
Luc Ma
docs
0
updated
May 06, 2024
RFC: intel/i915: revert memory size reduction regression
!28513
· created
Apr 02, 2024
by
Paulo Zanoni
ANV
intel
regression
5
updated
Apr 10, 2024
drm-shim: Stub syncobj reset ioctl
!28504
· created
Apr 01, 2024
by
Valentine Burley
0
updated
Apr 01, 2024
r600/sfn: Improve scheduling some multi-slot ops
!28493
· created
Mar 31, 2024
by
Gert Wollny
r600
1
0
updated
Apr 29, 2024
nir: Move nir_tess_levels_defined_in_all_invocations from RadeonSI to NIR.
!28491
· created
Mar 31, 2024
by
Timur Kristóf
NIR
radeonsi
12
updated
Apr 02, 2024
Draft: mesa: EXT_blend_minmax_factor extension for radeonsi and iris
!28486
· created
Mar 30, 2024
by
Michael J. Baars
meson
radeonsi
1
46
updated
Apr 11, 2024
WIP: tu: FSDT support for A7XX
!28485
· created
Mar 30, 2024
by
Amber Harmonia
turnip
7
updated
Apr 16, 2024
Prev
1
…
3
4
5
6
7
8
9
10
11
…
58
Next