Merge requests · Mesa · GitLab

Due to an influx of spam, we have had to impose restrictions on new accounts. Please see this wiki page for instructions on how to get full permissions. Sorry for the inconvenience.

llvmpipe: wrap the push/pull in the ifdef as well

mesa!29138 · created May 10, 2024 by Eric Engestrom
Windows llvmpipe regression
- Merged
- 2
- 1
updated May 10, 2024
microsoft/clc: fix incorrect changes that got through while the Windows CI was down

mesa!29137 · created May 10, 2024 by Eric Engestrom
d3d12
- Merged
- 4
updated May 10, 2024
vulkan: add vk_debug_ignored_stype helper

mesa!29009 · created May 01, 2024 by Alyssa Rosenzweig
ANV NVK dozen hasvk powervr v3dv vulkan
- Merged
- 11
updated May 10, 2024
nir/lower_robust_access: also handle image derefs

mesa!28681 · created Apr 10, 2024 by Alyssa Rosenzweig
NIR
- Merged
- 1
updated May 10, 2024
nir: add scan/reduce lowering

mesa!28993 · created Apr 30, 2024 by Alyssa Rosenzweig
NAK NIR meson
- Merged
- 36
updated May 10, 2024
v3dv/ci: use deqp-runner suite for rpi4 & rpi5 vk job as well

mesa!27449 · created Feb 02, 2024 by Eric Engestrom
CI v3dv
- Merged
- 18
- Approved
updated May 10, 2024
ci: fail pipeline for users who got access to restricted traces

mesa!23674 · created Jun 15, 2023 by David Heidelberg
CI freedreno zink
- Merged
- 18
- Approved
updated May 10, 2024
loader: silence implicit-load zink error by loader

mesa!28970 · created Apr 29, 2024 by Luc Ma
loader zink
- Merged
- 12
updated May 10, 2024
glsl: use hash table when serializing resource data

mesa!29116 · created May 09, 2024 by Timothy Arceri
GLSL
- Merged
- 1
updated May 10, 2024
intel/disasm: Fix cache load/store disassembly for URB messages

mesa!28868 · created Apr 23, 2024 by Sagar Ghuge
intel-brw intel-compiler
- Merged
- 2
updated May 10, 2024
spirv: Use fp16 fp_fast_math settings when lowering fp16 asin and acos

mesa!29091 · created May 07, 2024 by Ian Romanick
SPIR-V
- Merged
- 10
updated May 10, 2024
mesa, radeonsi: Replace SHA1 with BLAKE3 in shader_info

mesa!28156 · created Mar 13, 2024 by Saroj Kumar
GLSL NIR SPIR-V gallium mesa meson radeonsi util
- Merged
- 44
- 2
updated May 10, 2024
radeonsi/vcn: add support for yuv440 jpeg decode

mesa!28866 · created Apr 22, 2024 by Sathishkumar S
VA-API gallium radeonsi util
- Merged
- 4
updated May 10, 2024
anv: Enable HiZ on multi-LOD depth buffers.

mesa!28629 · created Apr 08, 2024 by Rohan Garg
ANV
- Merged
- 20
updated May 09, 2024
llvmpipe: Fix build error with clang-18

mesa!29110 · created May 08, 2024 by Rob Clark
llvmpipe
- Merged
- 10
updated May 09, 2024
frontends/va: Fix AV1 slice_data_offset with multiple slice data buffers

mesa!28960 · created Apr 28, 2024 by David Rosca
VA-API radeonsi
- Merged
- 2
updated May 09, 2024
nir/dead_cf: stop reindexing blocks for each non-block cf node

mesa!29085 · created May 07, 2024 by Rhys Perry
NIR
- Merged
- 3
updated May 09, 2024
Revert "ci: disable g52"

mesa!29117 · created May 09, 2024 by Daniel Stone
CI panfrost
updated May 09, 2024
radv: various cleanups related to graphics shaders emission

mesa!29103 · created May 08, 2024 by Samuel Pitoiset
RADV
- Merged
- 1
updated May 09, 2024
broadcom/compiler: do not run lowering I/O for FS

mesa!29102 · created May 08, 2024 by Juan A. Suárez
v3d v3dv
- Merged
- 2
updated May 09, 2024