Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
128
Merged
1,854
Closed
357
All
2,339
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Popularity
ttn: Set nir->info.separate_shader
!17282
· created
Jun 28, 2022
by
Alyssa Rosenzweig
NIR
TGSI
Merged
1
7
updated
Jul 06, 2022
nir/range_analysis: Teach range analysis about fdot opcodes
!17181
· created
Jun 22, 2022
by
Ian Romanick
NIR
i915g
intel-vec4
r300
Merged
1
5
updated
Jun 23, 2022
glsl: More lower_instructions removal
!16823
· created
Jun 01, 2022
by
Emma Anholt
GLSL
NIR
gallium
llvmpipe
softpipe
Merged
1
27
updated
Jun 10, 2022
glsl: switch to using a NIR version of lower_const_arrays_to_uniforms()
!16770
· created
May 30, 2022
by
Timothy Arceri
GLSL
NIR
Merged
1
15
updated
Oct 27, 2022
nir,radeonsi: Rework XFB handling a bit
!16750
· created
May 27, 2022
by
Faith Ekstrand
ANV
NIR
RADV
lavapipe
radeonsi
turnip
Merged
1
27
updated
Jun 01, 2022
radv: implement VK_KHR_fragment_shader_barycentric
!16742
· created
May 27, 2022
by
Samuel Pitoiset
ACO
AMD common
NIR
RADV
SPIR-V
Merged
1
61
updated
Aug 03, 2023
nir: Add a pass for combining ray queries
!16593
· created
May 18, 2022
by
Konstantin Seurer
NIR
RADV
Merged
1
58
updated
Nov 11, 2022
nir: fixes to gather_info and gce to be able to run those before inlining
!16202
· created
Apr 27, 2022
by
Karol Herbst
NIR
OpenCL
Merged
1
9
updated
May 31, 2022
nir: Add lowering of round for r300, fix repeated integer-ization in gallium nine -> NIR -> TGSI
!15870
· created
Apr 12, 2022
by
Emma Anholt
NIR
TGSI
nine
r300
Merged
1
5
updated
Apr 22, 2022
mesa/st: implement hardware accelerated GL_SELECT
!15765
· created
Apr 06, 2022
by
Qiang Yu
NIR
mesa
virgl
zink
Merged
1
89
updated
Sep 27, 2022
nir: Print divergence status of SSA values.
!15445
· created
Mar 18, 2022
by
Kenneth Graunke
NIR
Merged
1
8
updated
Jun 28, 2023
nir: i915g: Small shader optimizations
!15210
· created
Mar 02, 2022
by
Ian Romanick
NIR
i915g
Merged
1
4
updated
Mar 03, 2022
Always convert i2b into ine (and eliminate i2b opcode)
!15121
· created
Feb 22, 2022
by
Ian Romanick
ACO
NIR
SPIR-V
TGSI
asahi
bifrost
d3d12
etnaviv
freedreno
intel-fs
intel-vec4
ir3
lavapipe
llvmpipe
nouveau
r600
radeonsi
v3d
vc4
zink
Merged
1
98
updated
Feb 05, 2023
tgsi_to_nir: Emit load_ubo_vec4 instead of load_ubo on non-integer HW.
!14883
· created
Feb 04, 2022
by
Emma Anholt
NIR
TGSI
nine
r300
Merged
1
34
updated
Apr 21, 2022
nir: New helper to reduce extra moves for nir_vec() construction.
!14865
· created
Feb 03, 2022
by
Emma Anholt
NIR
Merged
1
18
updated
Mar 04, 2022
radv,nir,aco: lower RADV_FORCE_VRS in NIR & allow to change it dynamically
!14713
· created
Jan 25, 2022
by
Samuel Pitoiset
ACO
NIR
RADV
Merged
1
50
updated
Feb 16, 2022
nir_to_tgsi: TGSI register allocation
!14404
· created
Jan 04, 2022
by
Emma Anholt
NIR
TGSI
i915g
r300
Merged
1
17
updated
Feb 10, 2022
etnaviv: implement ARB_shadow lowering for halti < 2
!14308
· created
Dec 26, 2021
by
Christian Gmeiner
NIR
d3d12
etnaviv
Merged
1
25
updated
Mar 15, 2023
nir,zink: Make lower_discard_if a common pass
!14217
· created
Dec 16, 2021
by
Alyssa Rosenzweig
NIR
asahi
zink
Merged
1
14
updated
Feb 04, 2022
nir: remove src/compiler/nir/nir_control_flow
!12357
· created
Aug 13, 2021
by
Rhys Perry
NIR
Merged
1
2
updated
Aug 13, 2021
Prev
1
2
3
4
5
6
7
8
9
10
…
93
Next