Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
28
Merged
290
Closed
35
All
353
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Popularity
virgl: Remove formats with unusual sample count.
!1986
· created
Sep 16, 2019
by
Lepton Wu
master
virgl
Merged
4
updated
Oct 24, 2019
virgl: Remove wrong EAGAIN handling for drmIoctl
!1875
· created
Sep 04, 2019
by
Lepton Wu
master
virgl
Merged
10
updated
Sep 18, 2019
virgl fix formats
!1738
· created
Aug 22, 2019
by
Dave Airlie
master
virgl
Merged
10
updated
Aug 26, 2019
Scanout virgl
!1599
· created
Aug 07, 2019
by
Gurchetan Singh
master
virgl
Merged
4
updated
Aug 08, 2019
Gallium: add lowering of depth clamp for drivers that don't support it and enable it for virgl
!1450
· created
Jul 25, 2019
by
Gert Wollny
master
gallium
virgl
Merged
34
updated
Aug 01, 2019
virgl: add support for PIPE_TRANSFER_MAP_DIRECTLY
!1400
· created
Jul 20, 2019
by
Chia-I Wu
virgl
7
updated
May 05, 2021
virgl: fix an issue transfer extend
!1305
· created
Jul 10, 2019
by
Chia-I Wu
master
virgl
Merged
8
updated
Jul 20, 2019
WIP: virgl: patch transfer commands into the command buffer
!1295
· created
Jul 09, 2019
by
Chia-I Wu
master
virgl
Closed
3
updated
Jul 17, 2019
virgl: clean up transfer queue
!1294
· created
Jul 09, 2019
by
Chia-I Wu
master
virgl
Merged
2
updated
Jul 09, 2019
gallium: kill `PIPE_CAP_SM3`
!1266
· created
Jul 05, 2019
by
Erik Faye-Lund
master
etnaviv
gallium
iris
llvmpipe
nouveau
panfrost
r300
r600
radeonsi
softpipe
swr
v3d
virgl
Merged
3
updated
Jul 10, 2019
virgl: Deduplicate resource mapping
!1235
· created
Jul 03, 2019
by
Alexandros Frantzis
master
virgl
Merged
5
updated
Jul 07, 2019
virgl: check allocation return for virgl_resource
!1234
· created
Jul 03, 2019
by
Zhenyu Wang
virgl
6
updated
May 05, 2021
virgl: Clear the valid buffer range when possible
!1218
· created
Jul 01, 2019
by
Alexandros Frantzis
master
virgl
Merged
6
updated
Jul 03, 2019
virgl: Introduce and use virgl_staging_mgr
!1178
· created
Jun 25, 2019
by
Alexandros Frantzis
master
virgl
Merged
19
updated
Jun 28, 2019
replace MAYBE_UNUSED with ASSERTED
!1164
· created
Jun 22, 2019
by
Eric Engestrom
master
ANV
EGL
GLSL
ISL
NIR
RADV
SPIR-V
etnaviv
gallium
i965
lima
llvmpipe
mesa
nouveau
r600
radeonsi
softpipe
util
v3d
vc4
virgl
Merged
13
updated
Jul 31, 2019
virgl: Implement invalidate_resource for buffers
!1159
· created
Jun 21, 2019
by
Alexandros Frantzis
virgl
24
updated
Oct 23, 2023
virgl: Fix sRGB handling for old host virglrenderer and old guest kernels
!1156
· created
Jun 21, 2019
by
Gert Wollny
staging/19.0
virgl
Merged
0
updated
Jun 21, 2019
util: add missing DRI_CONF_OPT_END
!1140
· created
Jun 20, 2019
by
Alejandro Piñeiro
master
util
v3d
vc4
virgl
Merged
10
updated
Jun 20, 2019
virgl: fix sync issue regarding discard/unsync transfers
!1113
· created
Jun 17, 2019
by
Chia-I Wu
master
virgl
Merged
4
updated
Jun 18, 2019
virgl: Assume sRGB write control support if guest kernel doesn't support CAPS v2 or host doesn't check for it
!1108
· created
Jun 17, 2019
by
Gert Wollny
master
virgl
Merged
3
updated
Jun 21, 2019
Prev
1
…
10
11
12
13
14
15
16
17
18
Next