Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
42
Merged
295
Closed
41
All
378
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Updated date
nv50: limit max code uploads to 0x8000
!24758
· created
Aug 17, 2023
by
Karol Herbst
nouveau
nv50
Merged
2
updated
Sep 22, 2023
ci: separate hiden jobs to -inc.yml files
!25238
· created
Sep 15, 2023
by
Helen Mae Koike Fornazier
CI
crocus
freedreno
lavapipe
llvmpipe
nouveau
softpipe
virgl
zink
Merged
Approved
18
updated
Sep 22, 2023
n50/compute: submit initial compute state in nv50_screen_create
!24496
· created
Aug 04, 2023
by
Karol Herbst
nouveau
nv50
Merged
2
updated
Sep 21, 2023
nv50/ir/nir: Fix zero source handling of tex instructions.
!24373
· created
Jul 28, 2023
by
Karol Herbst
nouveau
Merged
8
updated
Sep 21, 2023
nv50/ir/nir: fix txq emission on MS textures
!24343
· created
Jul 26, 2023
by
Karol Herbst
nouveau
Merged
37
updated
Sep 21, 2023
nouveau: add exported GEM handles to the global list
!24648
· created
Aug 12, 2023
by
Dor Askayo
nouveau
Merged
2
updated
Sep 21, 2023
nv50: fix code uploads bigger than 0x10000 bytes
!24706
· created
Aug 15, 2023
by
Karol Herbst
nouveau
nv50
Merged
1
updated
Sep 21, 2023
nir: Add nir_x/y/z/w helpers
!24917
· created
Aug 29, 2023
by
Alyssa Rosenzweig
AMD common
ANV
GLSL
NIR
NVK
RADV
SPIR-V
TGSI
asahi
blorp
d3d12
dozen
freedreno
gallium
hasvk
ir3
lavapipe
lima
mesa
nouveau
nv50
panfrost
r600
radeon
radeonsi
turnip
v3d
v3dv
vc4
vulkan
zink
Closed
5
updated
Sep 02, 2023
nouveau: Emit cctl to flush L1 cache for atomics
!14386
· created
Jan 04, 2022
by
M Henning
nouveau
Merged
48
updated
Sep 01, 2023
Draft: nouveau/codegen: Use nir_lower_mem_access_bit_sizes
!22118
· created
Mar 25, 2023
by
M Henning
NIR
nouveau
Closed
6
updated
Aug 31, 2023
nouveau/codegen: Rework merge/split handling in RA
!24541
· created
Aug 07, 2023
by
M Henning
nouveau
4
updated
Aug 26, 2023
nv/codegen: Delete copy and assign
!24904
· created
Aug 26, 2023
by
M Henning
nouveau
Merged
1
updated
Aug 26, 2023
nv/codegen: Delete some unused code
!24791
· created
Aug 19, 2023
by
M Henning
meson
nouveau
Merged
4
updated
Aug 22, 2023
nir,treewide: split lower_x_to_y into lower_x and has_y
!24662
· created
Aug 13, 2023
by
Georg Lehmann
NIR
RADV
asahi
d3d12
etnaviv
freedreno
i915g
ir3
llvmpipe
nouveau
panfrost
r600
radeon
radeonsi
v3d
v3dv
Merged
10
updated
Aug 22, 2023
compiler: Rename shader_prim to mesa_prim and replace all usage of pipe_prim_type with mesa_prim
!23369
· created
Jun 01, 2023
by
Yonggang Luo
AMD common
ANV
GLSL
NIR
RADV
SPIR-V
TGSI
asahi
crocus
d3d12
docs
dozen
etnaviv
freedreno
gallium
i915g
intel-vec4
iris
lavapipe
lima
llvmpipe
mesa
nine
nouveau
nv30
nv50
nvc0
panfrost
r300
r600
radeon
radeonsi
softpipe
svga
turnip
v3d
v3dv
vc4
virgl
zink
Merged
16
updated
Aug 22, 2023
nv50_ir_from_nir: Use nir's lower_fpow
!24796
· created
Aug 20, 2023
by
M Henning
nouveau
Merged
14
updated
Aug 21, 2023
nouveau: Add a 4th optimization level for MemoryOpts
!24705
· created
Aug 15, 2023
by
George Ouzounoudis
nouveau
nv50
nvc0
Merged
4
updated
Aug 21, 2023
nv/codegen: Use nir_lower_clip
!24653
· created
Aug 12, 2023
by
M Henning
nouveau
Merged
18
updated
Aug 19, 2023
nvc0/vbo: Fix crash with enabled vertex attrib without buffer
!20151
· created
Dec 05, 2022
by
Yusuf Khan
nouveau
nvc0
9
updated
Aug 16, 2023
nv50/ir: remove nvc0 defines from nv50_ir_target_nv50.h
!7259
· created
Oct 21, 2020
by
Andrew Randrianasulu
nouveau
Merged
Approved
1
updated
Aug 16, 2023
Prev
1
2
3
4
5
6
7
8
…
19
Next