Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
17
Merged
303
Closed
31
All
351
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
ir3: add support for repeated instructions
!28341
· created
Mar 22, 2024
by
Job Noorman
freedreno
ir3
meson
0
updated
Mar 22, 2024
Draft: tu: KHR_8bit_storage support
!28254
· created
Mar 18, 2024
by
Zan Dobersek
NIR
ir3
turnip
9
updated
Mar 28, 2024
ir3: fix two issues with reloading in predicates RA
!28148
· created
Mar 13, 2024
by
Job Noorman
freedreno
ir3
0
updated
Mar 13, 2024
ir3: Do not set clip/cull mask if no one writes clip/cull
!28109
· created
Mar 11, 2024
by
Danylo Piliaiev
ir3
turnip
2
updated
Mar 21, 2024
ir3: add support for predication
!27982
· created
Mar 05, 2024
by
Job Noorman
ir3
0
updated
Mar 06, 2024
WIP: tu, ir3: VK_KHR_shader_atomic_int64 for >a740
!27776
· created
Feb 24, 2024
by
Amber Harmonia
ir3
turnip
14
updated
Mar 28, 2024
freedreno, turnip, ir3: Early preamble
!27462
· created
Feb 05, 2024
by
Connor Abbott
freedreno
ir3
turnip
2
updated
Feb 29, 2024
nir: properly split CS sys vals into API and driver variants (_zero_base)
!26800
· created
Dec 22, 2023
by
Karol Herbst
ACO
AMD common
ANV
NAK
NIR
RADV
TGSI
asahi
blorp
d3d12
dozen
freedreno
gallium
intel-fs
ir3
nouveau
panfrost
r600
radeonsi
turnip
v3dv
vulkan
zink
18
updated
Mar 25, 2024
nir: I/O vector access improvements
!25916
· created
Oct 26, 2023
by
Faith Ekstrand
ANV
NIR
RADV
SPIR-V
d3d12
freedreno
gallium
hasvk
intel-vec4
ir3
lavapipe
mesa
nouveau
r600
turnip
v3d
v3dv
zink
4
updated
Nov 15, 2023
ir3/a7xx: Add post-RA pass to track liveness and insert (last)
!25077
· created
Sep 06, 2023
by
Mark Collins
freedreno
ir3
6
updated
Jan 01, 2024
ir3: Add EOLM and EOGM a7xx flags to NOP
!24376
· created
Jul 28, 2023
by
Danylo Piliaiev
ir3
17
updated
Sep 18, 2023
Draft: ir3: Use scalar ALU
!22075
· created
Mar 22, 2023
by
Connor Abbott
ir3
15
updated
Mar 05, 2024
WIP: ir3: invsr instruction
!15788
· created
Apr 07, 2022
by
Danylo Piliaiev
ir3
0
Draft: freedreno/ir3: pre-RA scheduler tuning
!12655
· created
Aug 31, 2021
by
Rob Clark
freedreno
ir3
0
updated
Nov 03, 2021
ir3/validate: allow a1 as source only for cat5 with A1EN
!9717
· created
Mar 19, 2021
by
Danylo Piliaiev
ir3
2
updated
May 05, 2021
WIP: ir3: add shader instrumentation to dump registers content
!8961
· created
Feb 10, 2021
by
Danylo Piliaiev
ir3
turnip
1
17
updated
May 05, 2021
WIP: freedreno/ir3: vector(ish) prep
!5029
· created
May 13, 2020
by
Rob Clark
freedreno
ir3
5
updated
May 05, 2021