Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
128
Merged
1,854
Closed
357
All
2,339
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Popularity
nir: Remove register arrays & indirects
!24253
· created
Jul 20, 2023
by
Alyssa Rosenzweig
Needs merge
NIR
TGSI
freedreno
gallium
intel-fs
ir3
meson
panfrost
r600
vc4
Merged
2
3
updated
Aug 03, 2023
Significantly speed up nir_opt_copy_prop_vars AGAIN!
!24227
· created
Jul 19, 2023
by
Timothy Arceri
NIR
Merged
2
19
updated
Jul 25, 2023
etnaviv: convert to new-style NIR registers
!24216
· created
Jul 18, 2023
by
Christian Gmeiner
Needs merge
NIR
etnaviv
Merged
2
30
updated
Jul 24, 2023
nir: Add nir_foreach_function_impl helper
!23807
· created
Jun 22, 2023
by
Alyssa Rosenzweig
Needs merge
NIR
Merged
2
30
updated
Jul 18, 2023
nir_opt_algebraic: don't use i32csel without native integer support
!23704
· created
Jun 17, 2023
by
Pavel Ondračka
NIR
Merged
2
3
updated
Jun 22, 2023
nir: Add unified atomics
!22914
· created
May 09, 2023
by
Alyssa Rosenzweig
Needs merge
ACO
AMD common
NIR
RADV
TGSI
asahi
bifrost
freedreno
ir3
llvmpipe
midgard
zink
Merged
2
111
updated
May 15, 2023
nir/lower_io: don't renumber VS inputs when not called from a linker
!22859
· created
May 04, 2023
by
Marek Olšák
NIR
mesa
nine
radeonsi
Merged
2
2
updated
May 18, 2023
glsl,nir: Deleting more glsl lower_instructions code in favor of NIR.
!22083
· created
Mar 22, 2023
by
Emma Anholt
ANV
GLSL
NIR
TGSI
asahi
d3d12
docs
etnaviv
freedreno
gallium
hasvk
i915g
iris
nouveau
nv30
nv50
nvc0
panfrost
r300
r600
radeon
radeonsi
svga
v3d
vc4
zink
Merged
2
33
updated
Apr 14, 2023
glsl: Replace lower_tess_levels with NIR
!21940
· created
Mar 15, 2023
by
Emma Anholt
GLSL
NIR
TGSI
gallium
llvmpipe
mesa
meson
nouveau
r600
radeon
radeonsi
svga
Merged
2
10
updated
Mar 29, 2023
nir: add a print_internal debug-flag
!21681
· created
Mar 03, 2023
by
Erik Faye-Lund
NIR
Merged
2
1
updated
Mar 06, 2023
clc: Support runtime compilation with LLVM and clang 15.x
!21467
· created
Feb 22, 2023
by
Prodea Alexandru-Liviu
staging/23.0
NIR
d3d12
Merged
2
0
updated
Feb 23, 2023
nir: Add a load/store bit size lowering pass
!21232
· created
Feb 10, 2023
by
Faith Ekstrand
NIR
intel-fs
intel-vec4
Merged
2
37
updated
Feb 17, 2023
dzn: Support 16-bit types
!21029
· created
Feb 01, 2023
by
Jesse Natalie
NIR
d3d12
dozen
Merged
2
10
updated
Mar 30, 2023
Significantly speed up nir_opt_copy_prop_vars
!20381
· created
Dec 19, 2022
by
Timothy Arceri
NIR
Merged
2
56
updated
Jul 19, 2023
nir, r300: check for x - ffract(x) patterns when lowering f2i32 in nir_lower_int_to_float and move more r300 backend lowering to NIR
!20208
· created
Dec 07, 2022
by
Pavel Ondračka
NIR
r300
Merged
2
13
updated
Jan 05, 2023
nir/builder,radv: Add some texture helpers
!19480
· created
Nov 02, 2022
by
Faith Ekstrand
NIR
RADV
Merged
2
10
updated
Jan 13, 2023
PIPE_CAP_MUL_ZERO_WINS for NIR drivers
!16176
· created
Apr 26, 2022
by
Emma Anholt
NIR
TGSI
crocus
iris
nine
nouveau
r600
Merged
2
45
updated
Dec 07, 2023
NIR varying linker for GLSL
!15731
· created
Apr 04, 2022
by
Timothy Arceri
GLSL
NIR
Merged
2
81
updated
Sep 29, 2022
util,nir: add and use a freelist allocator for NIR instructions
!12910
· created
Sep 17, 2021
by
Rhys Perry
NIR
util
Merged
2
66
updated
Aug 30, 2022
i915g: Add gallium API for throwing GLSL link fails, and fail non-unrollable loops.
!12218
· created
Aug 05, 2021
by
Emma Anholt
NIR
gallium
i915g
vc4
Merged
2
16
updated
Jun 05, 2022
Prev
1
2
3
4
5
6
…
93
Next