Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
43
Merged
1,247
Closed
115
All
1,405
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Updated date
radeonsi: Only call nir_lower_var_copies at the end of the opt loop
!6844
· created
Sep 24, 2020
by
Faith Ekstrand
master
radeonsi
Closed
0
updated
Sep 24, 2020
Fix use after free of ctx->DebugMutex for 20.1
!6725
· created
Sep 15, 2020
by
Andres Gomez
staging/20.1
mesa
radeonsi
Closed
1
4
updated
Sep 22, 2020
nir: Add NIR debug passes and MESA_NIR_DBG env variable to enable them
!3390
· created
Jan 14, 2020
by
Danylo Piliaiev
master
ACO
ANV
NIR
RADV
etnaviv
i965
ir3
iris
lima
nouveau
panfrost
radeonsi
vc4
Closed
25
updated
Sep 22, 2020
Revert "radeonsi: Use TRUNC_COORD on samplers"
!5968
· created
Jul 19, 2020
by
Marek Olšák
master
radeonsi
Closed
3
updated
Sep 22, 2020
staging/20.1: fix displayable DCC on gfx10.3 (commit: amd/common: Cache intra-tile addresses for retile map)
!6576
· created
Sep 03, 2020
by
Marek Olšák
staging/20.1
radeonsi
Closed
8
updated
Sep 17, 2020
WIP: ac,radv,radeonsi: remove LLVM 8 support
!3637
· created
Jan 30, 2020
by
Samuel Pitoiset
master
CI
RADV
radeonsi
Closed
17
updated
Sep 07, 2020
Revert "ac: generate FMA for inexact instructions for radeonsi"
!6530
· created
Sep 01, 2020
by
Marek Olšák
master
radeonsi
Closed
6
updated
Sep 06, 2020
nir, st/mesa, radeonsi: add semantics into IO intrinsics, lower IO for amd & remove in/out variables from NIR
!6329
· created
Aug 15, 2020
by
Marek Olšák
master
NIR
gallium
radeonsi
Closed
34
updated
Aug 25, 2020
gallium: Add a new cap for lowering uniforms to UBO
!6250
· created
Aug 09, 2020
by
Gert Wollny
master
freedreno
gallium
iris
llvmpipe
nouveau
radeonsi
Closed
11
updated
Aug 14, 2020
WIP: radeonsi: Add flushing of resources without explicit flushing from the frontend.
!5854
· created
Jul 10, 2020
by
Bas Nieuwenhuizen
master
radeonsi
Closed
2
updated
Jul 12, 2020
20.1: radeonsi: fix terrible performance when resizing windows with displayable DCC
!5422
· created
Jun 10, 2020
by
Marek Olšák
staging/20.1
radeonsi
Closed
5
updated
Jun 24, 2020
ac: re-introduce a flag to disable TC-compat HTILE to fix recent regressions
!4828
· created
Apr 30, 2020
by
Samuel Pitoiset
master
RADV
radeonsi
Closed
9
updated
May 02, 2020
Add option to 0 init variable in shaders
!4168
· created
Mar 12, 2020
by
Pierre-Eric Pelloux-Prayer
master
radeonsi
Closed
13
updated
Mar 14, 2020
radeonsi: increase the gfx IB space reservation size for a draw call
!3416
· created
Jan 15, 2020
by
Marek Olšák
master
radeonsi
Closed
13
updated
Feb 08, 2020
Added some logic to avoid an error
!3587
· created
Jan 27, 2020
by
Timothy Krause
master
RADV
radeonsi
Closed
3
updated
Jan 31, 2020
radeonsi/19.3: backport commits from MR 3458
!3518
· created
Jan 22, 2020
by
Pierre-Eric Pelloux-Prayer
staging/19.3
radeonsi
Closed
20
updated
Jan 27, 2020
ac/surface: disallow D swizzle modes for 32bpp on DCN
!3188
· created
Dec 20, 2019
by
Marek Olšák
master
RADV
radeonsi
Closed
1
updated
Dec 27, 2019
gallium, radeonsi: allow allocating planar video formats via resource_create
!2110
· created
Sep 24, 2019
by
Marek Olšák
master
VA-API
gallium
radeonsi
Closed
13
updated
Dec 04, 2019
radeonsi: wait for SDMA to become idle at the end of IBs
!2565
· created
Oct 31, 2019
by
Marek Olšák
master
radeonsi
Closed
2
updated
Nov 15, 2019
add pipe cap for image explicit flush
!2643
· created
Nov 07, 2019
by
Tapani Pälli
master
gallium
radeonsi
Closed
11
updated
Nov 14, 2019
Prev
1
2
3
4
5
6
Next