Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
18
Merged
279
Closed
75
All
372
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Updated date
nir: handle negatives in ffma reassociation optimisation
!8608
· created
Jan 21, 2021
by
Timothy Arceri
master
ANV
NIR
i965
iris
Merged
5
updated
Feb 22, 2021
FreeBSD Fix
!3559
· created
Jan 24, 2020
by
Emmanuel Vadot
master
i965
iris
meson
util
Merged
27
updated
Feb 13, 2021
intel/perf: Add/Update perf queries for Gen12 platforms
!6518
· created
Aug 31, 2020
by
Lionel Landwerlin
master
ANV
i965
iris
Merged
63
updated
Feb 02, 2021
mesa/st: Allocate the gl_context with 16-byte alignment.
!8783
· created
Jan 29, 2021
by
Emma Anholt
master
freedreno
i965
mesa
regression
Merged
9
updated
Feb 01, 2021
intel: limit shader geometry on BDW GT1
!3173
· created
Dec 19, 2019
by
Lionel Landwerlin
master
ANV
i965
iris
Merged
0
updated
Jan 19, 2021
intel/isl: move get_tile dims/masks to common isl header
!8253
· created
Dec 28, 2020
by
Dave Airlie
master
i965
intel
iris
Merged
1
updated
Dec 29, 2020
mesa: create program resource hash in a single place
!3313
· created
Jan 08, 2020
by
Tapani Pälli
master
i965
mesa
Merged
3
updated
Dec 26, 2020
mesa,gallium: rework of draw interfaces and multi draw support in gallium, touches all drivers
!7441
· created
Nov 04, 2020
by
Marek Olšák
master
d3d12
etnaviv
freedreno
gallium
i915g
i965
iris
lima
llvmpipe
mesa
nine
nouveau
panfrost
radeonsi
softpipe
svga
swr
tegra
v3d
vc4
virgl
zink
Merged
20
updated
Nov 24, 2020
glsl: add extra pp tokens workaround and enable for CoR
!7361
· created
Oct 29, 2020
by
Timothy Arceri
master
GLSL
i965
iris
radeonsi
util
Merged
1
updated
Nov 22, 2020
i965/bufmgr: Handle NULL bufmgr in brw_bufmgr_get_for_fd
!7335
· created
Oct 27, 2020
by
Michel Dänzer
master
i965
iris
Merged
3
updated
Nov 22, 2020
Make use of VAO information in i965 v4.
!308
· created
Feb 24, 2019
by
Mathias Fröhlich
master
i965
Merged
31
updated
Nov 16, 2020
intel: Disable color fast-clears for blorp_copy
2 of 2 checklist items completed
!5388
· created
Jun 08, 2020
by
Nanley Chery
master
blorp
i965
iris
Merged
7
updated
Nov 13, 2020
Add workaround to align scissor rectangle on gen11+
!7463
· created
Nov 05, 2020
by
Anuj Phogat
master
ANV
i965
intel
iris
Merged
5
updated
Nov 09, 2020
android: fix libsync dependencies
!7306
· created
Oct 25, 2020
by
maurossi
master
android
freedreno
gallium
i965
Merged
12
updated
Nov 02, 2020
intel: remove dead code
!7353
· created
Oct 28, 2020
by
Marcin Ślusarz
master
i965
intel
Merged
1
updated
Nov 02, 2020
intel: Remove Gen10 specific code
!6899
· created
Sep 28, 2020
by
Ian Romanick
master
ANV
i965
iris
Merged
15
updated
Oct 17, 2020
i965: Allow viewport array extensions with allow_higher_compat_version
!7118
· created
Oct 13, 2020
by
Ian Romanick
master
i965
Merged
2
updated
Oct 15, 2020
intel/nir: Stop using nir_lower_vars_to_scratch
!5909
· created
Jul 14, 2020
by
Faith Ekstrand
master
ANV
NIR
i965
intel-fs
iris
Merged
11
updated
Oct 05, 2020
intel/gen9: Enable MSC RAW Hazard Avoidance
!6710
· created
Sep 14, 2020
by
Anuj Phogat
master
ANV
i965
iris
Merged
1
updated
Oct 01, 2020
intel/vec4: Remove Gen8+ support from vec4 backend
!6826
· created
Sep 22, 2020
by
Ian Romanick
master
i965
intel-vec4
iris
Merged
13
updated
Sep 28, 2020
Prev
1
2
3
4
5
6
7
8
9
…
14
Next