Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
15
Merged
93
Closed
19
All
127
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Updated date
blorp, iris: Clarify HiZ support for mipmaps and sampling
!8853
· created
Feb 03, 2021
by
Nanley Chery
master
blorp
iris
Merged
1
updated
Feb 10, 2021
wider use of nir intrinsic builder
!8295
· created
Jan 02, 2021
by
Christian Gmeiner
master
ANV
NIR
blorp
d3d12
ir3
iris
panfrost
turnip
v3d
v3dv
vc4
zink
Merged
23
updated
Jan 17, 2021
iris, blorp: Drop the stencil resolve code
!8021
· created
Dec 10, 2020
by
Nanley Chery
master
blorp
iris
Merged
1
4
updated
Jan 07, 2021
intel: Disable color fast-clears for blorp_copy
2 of 2 checklist items completed
!5388
· created
Jun 08, 2020
by
Nanley Chery
master
blorp
i965
iris
Merged
7
updated
Nov 13, 2020
anv/blorp: Fix 3D blits
!6909
· created
Sep 29, 2020
by
Lionel Landwerlin
master
ANV
blorp
Merged
17
updated
Nov 02, 2020
anv: Skip HiZ and CCS ambiguates which preceed fast-clears
!6549
· created
Sep 01, 2020
by
Sagar Ghuge
master
ANV
blorp
Merged
9
updated
Oct 08, 2020
intel/blorp: allow shrinking a surface with an aux buffer used for CCS
!2073
· created
Sep 20, 2019
by
Arcady Goldmints-Orlov
master
blorp
Closed
6
updated
Sep 28, 2020
WIP: Gen12: New CCS layout, HIZ_CCS, Modifiers
!2282
· created
Oct 10, 2019
by
Nanley Chery
master
ANV
ISL
blorp
gallium
i965
iris
Closed
85
updated
Sep 04, 2020
anv: Swizzle fast-clear values
!4218
· created
Mar 17, 2020
by
Faith Ekstrand
master
ANV
blorp
Merged
1
updated
Mar 19, 2020
intel/blorp: Plumb the stage through blorp upload_shader
!4170
· created
Mar 12, 2020
by
Caio Oliveira
master
blorp
Merged
2
updated
Mar 17, 2020
blorp: Write to depth/stencil images as depth/stencil when possible
!3717
· created
Feb 05, 2020
by
Faith Ekstrand
master
ANV
ISL
blorp
i965
iris
Merged
43
updated
Mar 07, 2020
i965/blorp: Don't resolve HiZ unless we're reinterpreting
!2958
· created
Dec 04, 2019
by
Faith Ekstrand
master
ANV
blorp
i965
performance
Merged
20
updated
Feb 28, 2020
intel/blorp: Implement GEN:BUG:1605967699.
!3909
· created
Feb 21, 2020
by
Rafael Antognolli
master
blorp
Merged
8
updated
Feb 25, 2020
intel/[isl,common]: Check surface format encoding for compatibility
!3719
· created
Feb 05, 2020
by
Sagar Ghuge
master
ISL
blorp
iris
Merged
25
updated
Feb 13, 2020
iris,anv: Properly set the URB deref block size on Gen12
!3454
· created
Jan 17, 2020
by
Faith Ekstrand
Mesa 20.0 Branchpoint
master
ANV
blorp
i965
iris
Merged
23
updated
Feb 03, 2020
intel: Allow CCS_E on more formats
!3554
· created
Jan 24, 2020
by
Faith Ekstrand
master
ANV
ISL
blorp
i965
iris
Merged
1
updated
Jan 25, 2020
intel/blorp: resize src and dst surfaces separately
!3422
· created
Jan 16, 2020
by
Ivan Briano
master
blorp
Merged
4
updated
Jan 24, 2020
intel/blorp: Fill out all the dwords of MI_ATOMIC
!3366
· created
Jan 13, 2020
by
Faith Ekstrand
master
blorp
Merged
4
updated
Jan 14, 2020
i965: clamp the range for blorp blits
!2728
· created
Nov 14, 2019
by
Tapani Pälli
master
blorp
Closed
2
updated
Dec 23, 2019
intel: Use 3DSTATE_CONSTANT_ALL packet.
!2089
· created
Sep 23, 2019
by
Rafael Antognolli
master
ANV
blorp
iris
Merged
79
updated
Dec 04, 2019
Prev
1
2
3
4
5
6
7
Next