Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
0
Merged
98
Closed
11
All
109
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Label priority
pan/va: Add atomic instructions
!15515
· created
Mar 23, 2022
by
Alyssa Rosenzweig
bifrost
Merged
4
updated
Mar 23, 2022
panfrost: More easy Valhall patches
!15461
· created
Mar 18, 2022
by
Alyssa Rosenzweig
bifrost
panfrost
Merged
0
updated
Mar 29, 2022
pan/va: Dis/assembler improvements, mostly around special FAU handling
!15364
· created
Mar 13, 2022
by
Alyssa Rosenzweig
bifrost
Merged
2
updated
Mar 17, 2022
bifrost: Implement a few more ALU ops
!15352
· created
Mar 11, 2022
by
Faith Ekstrand
bifrost
panvk
Merged
7
updated
Mar 12, 2022
bifrost: Constant fold after lower_explicit_io
!15349
· created
Mar 11, 2022
by
Faith Ekstrand
bifrost
panvk
Merged
9
updated
Mar 12, 2022
panfrost: Push twice as many uniforms
!15239
· created
Mar 04, 2022
by
Alyssa Rosenzweig
bifrost
panfrost
Merged
1
updated
Mar 10, 2022
pan/va: Valhall compiler backend
!15223
· created
Mar 03, 2022
by
Alyssa Rosenzweig
bifrost
Merged
7
updated
Mar 25, 2022
pan/bi: Model Valhall instructions in IR
!15216
· created
Mar 02, 2022
by
Alyssa Rosenzweig
bifrost
Merged
0
updated
Mar 03, 2022
Draft: pan/va: Initial Valhall compiler infrastructure
!15207
· created
Mar 01, 2022
by
Alyssa Rosenzweig
bifrost
Closed
1
updated
Mar 23, 2022
panfrost: Some patches for Valhall support
!15204
· created
Mar 01, 2022
by
Alyssa Rosenzweig
bifrost
panfrost
Merged
0
updated
Mar 01, 2022
pan/bi: Infer round modes in the builder
!15187
· created
Feb 27, 2022
by
Alyssa Rosenzweig
bifrost
Merged
1
updated
Apr 07, 2022
pan/va: Fix TEX_SINGLE and TEX_FETCH instructions in XML
!15182
· created
Feb 25, 2022
by
Alyssa Rosenzweig
bifrost
Merged
0
updated
Feb 25, 2022
Always convert i2b into ine (and eliminate i2b opcode)
!15121
· created
Feb 22, 2022
by
Ian Romanick
ACO
NIR
SPIR-V
TGSI
asahi
bifrost
d3d12
etnaviv
freedreno
intel-fs
intel-vec4
ir3
lavapipe
llvmpipe
nouveau
r600
radeonsi
v3d
vc4
zink
Merged
1
98
updated
Feb 05, 2023
pan/bi: NIR pass fixes
!15090
· created
Feb 19, 2022
by
Alyssa Rosenzweig
bifrost
Merged
3
updated
Mar 31, 2022
pan/bi: Disambiguate IDVS variants in shader-db
!15086
· created
Feb 18, 2022
by
Alyssa Rosenzweig
bifrost
Merged
0
updated
Feb 19, 2022
pan/bi: Avoid *FADD.v2f16 hazard in optimizer
!15072
· created
Feb 18, 2022
by
Alyssa Rosenzweig
bifrost
Merged
0
updated
Feb 24, 2022
pan/va: Fixes for the ISA.xml
!15069
· created
Feb 17, 2022
by
Alyssa Rosenzweig
bifrost
Merged
2
updated
Feb 18, 2022
pan/va: Some XML fixes
!14833
· created
Feb 02, 2022
by
Alyssa Rosenzweig
bifrost
Merged
0
updated
Feb 02, 2022
pan/bi: Schedule around blend shader register clobbering
!14577
· created
Jan 15, 2022
by
Alyssa Rosenzweig
bifrost
Merged
0
updated
Jan 26, 2022
panfrost: Use lower_bool_to_bitsize
!14576
· created
Jan 15, 2022
by
Alyssa Rosenzweig
bifrost
Merged
2
updated
Feb 24, 2022
Prev
1
2
3
4
5
6
Next