Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
1,150
Merged
24,934
Closed
3,010
All
29,094
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
egl: Refactoring _eglParseDisplayAttribList out of _eglGet*Display and used by _eglFindDisplay
!28475
· created
Mar 29, 2024
by
Yonggang Luo
EGL
Closed
2
updated
Mar 29, 2024
d3d12: Add a debug flag for loading WinPixGpuCapturer.dll
!28476
· created
Mar 29, 2024
by
Jesse Natalie
d3d12
Merged
Approved
1
updated
Apr 04, 2024
panfrost: fix polygon offset calculation for floating point Z
!28477
· created
Mar 29, 2024
by
Eric Smith
panfrost
Merged
11
updated
Apr 09, 2024
radv/ci: simplify tahiti flakes list
!28478
· created
Mar 29, 2024
by
Eric Engestrom
CI
Merged
0
updated
Apr 07, 2024
intel/brw/validate: Support Xe2 for 2 types of register access tests
!28479
· created
Mar 29, 2024
by
Jordan Justen
intel-brw
4
updated
Apr 04, 2024
intel/brw/xe2+: Implement Wa 22016140776
!28480
· created
Mar 29, 2024
by
Ian Romanick
intel-brw
intel-compiler
Merged
1
1
updated
Apr 05, 2024
rpi/ci: another batch of flakes
!28481
· created
Mar 29, 2024
by
Eric Engestrom
CI
Merged
2
updated
Mar 29, 2024
nvk: Use a VMA heap for descriptor memory
!28482
· created
Mar 29, 2024
by
Faith Ekstrand
NVK
Merged
9
updated
Mar 31, 2024
asahi: March 29 sync
!28483
· created
Mar 29, 2024
by
Alyssa Rosenzweig
NIR
asahi
docs
meson
Merged
0
updated
Mar 30, 2024
intel/brw/xe2: More reviewed patches from !28283
!28484
· created
Mar 30, 2024
by
Jordan Justen
intel-brw
Merged
3
updated
Apr 01, 2024
WIP: tu: FSDT support for A7XX
!28485
· created
Mar 30, 2024
by
Amber Harmonia
turnip
7
updated
Apr 16, 2024
Draft: mesa: EXT_blend_minmax_factor extension for radeonsi and iris
!28486
· created
Mar 30, 2024
by
Michael J. Baars
meson
radeonsi
1
46
updated
Apr 11, 2024
ac/nir/tess: Use less LDS space by eliminating gaps between output slots.
!28487
· created
Mar 30, 2024
by
Timur Kristóf
AMD common
Merged
9
updated
Apr 03, 2024
radv: Refactor TCS-TES linking to be independent of driver locations.
!28488
· created
Mar 30, 2024
by
Timur Kristóf
RADV
Merged
16
updated
Apr 11, 2024
nir/recompute_io_bases: Sort per-primitive PS inputs last.
!28489
· created
Mar 31, 2024
by
Timur Kristóf
NIR
Merged
9
updated
Apr 07, 2024
radv: Refactor TCS offchip layout SGPR
!28490
· created
Mar 31, 2024
by
Timur Kristóf
RADV
Merged
10
updated
Apr 07, 2024
nir: Move nir_tess_levels_defined_in_all_invocations from RadeonSI to NIR.
!28491
· created
Mar 31, 2024
by
Timur Kristóf
NIR
radeonsi
12
updated
Apr 02, 2024
anv: add missing data flush out of L3 for transform feedback writes
!28492
· created
Mar 31, 2024
by
Lionel Landwerlin
ANV
Merged
1
updated
Apr 09, 2024
r600/sfn: Improve scheduling some multi-slot ops
!28493
· created
Mar 31, 2024
by
Gert Wollny
r600
1
0
updated
Apr 29, 2024
nvk: Early-out impossible descriptor allocations
!28494
· created
Mar 31, 2024
by
M Henning
NVK
Merged
Approved
2
updated
Apr 08, 2024
Prev
1
…
1418
1419
1420
1421
1422
1423
1424
1425
1426
…
1455
Next