radv: Refactor TCS offchip layout SGPR
Why?
- The bitfields in the SGPR now match RadeonSI
- TCS and TES can use the same SGPR arg, which simplifies some code
- Also allows us to have a higher number of patches per workgroup in the future
Due to an influx of spam, we have had to impose restrictions on new accounts. Please see this wiki page for instructions on how to get full permissions. Sorry for the inconvenience.
Why?