Skip to content
GitLab
Explore
Sign in
Register
Mesa
Merge requests
Open
1,321
Merged
26,668
Closed
3,241
All
31,230
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Priority
Differentiate between missing and crashing tests
parallel-deqp-runner!14
· created
Jun 24, 2020
by
Seebi
0
turnip: NPOT texture formats
mesa!5536
· created
Jun 18, 2020
by
Jonathan Marek
turnip
0
updated
Jun 13, 2022
port: Haiku Build Support
drm!78
· created
Jun 15, 2020
by
Alexander von Gluck
non-linux
4
updated
Feb 22, 2024
intel/fs: Add basic register coalesce unit tests
mesa!5392
· created
Jun 08, 2020
by
Vasilis Liaskovitis
intel-fs
0
updated
May 05, 2021
Fix a crash when no push constants are present.
vkpipeline-db!10
· created
Jun 08, 2020
by
Richard Diamond
0
freedreno/a6xx: Remove CP_SET_MODE instructions
mesa!5326
· created
Jun 04, 2020
by
Kristian H. Kristensen
freedreno
5
updated
May 05, 2021
nir_lower_point_size_mov fixes
mesa!5297
· created
Jun 02, 2020
by
Erik Faye-Lund
NIR
9
updated
Mar 04, 2024
Fix vk flakes
parallel-deqp-runner!13
· created
May 28, 2020
by
Emma Anholt
1
updated
Aug 09, 2020
log fails during the run
parallel-deqp-runner!12
· created
May 28, 2020
by
Emma Anholt
1
updated
Sep 24, 2020
NIR: refactor some linking bits
mesa!5236
· created
May 28, 2020
by
Ian Romanick
NIR
gallium
i965
19
updated
May 05, 2021
tests/amdgpu: add amdgpu_vram_frag test
drm!71
· created
May 26, 2020
by
Nirmoy Das
AMD
tests
1
updated
Sep 19, 2023
anv: fix explicit address canonicalization
mesa!5162
· created
May 22, 2020
by
Lionel Landwerlin
ANV
1
updated
Dec 13, 2022
glsl, iris, i965: Fix ubsan errors
mesa!5118
· created
May 20, 2020
by
Yevhenii Kolesnikov
GLSL
i965
iris
24
updated
Jun 08, 2022
etnaviv: add support for KHR_partial_update
mesa!5082
· created
May 18, 2020
by
Christian Gmeiner
etnaviv
3
updated
May 05, 2021
intel: Generate multiple miplevels at once
mesa!5063
· created
May 15, 2020
by
Sagar Ghuge
NIR
blorp
iris
16
updated
Apr 14, 2024
WIP: freedreno/ir3: vector(ish) prep
mesa!5029
· created
May 13, 2020
by
Rob Clark
freedreno
ir3
5
updated
May 05, 2021
Rework Iris cache tracking infrastructure (2).
mesa!5018
· created
May 12, 2020
by
Francisco Jerez
iris
9
updated
Apr 04, 2022
WIP: meson: Don't hardcode the default shared library prefix
mesa!5012
· created
May 12, 2020
by
Jon Turney
meson
2
updated
May 05, 2021
WIP: anv: Use BINDING_TABLE_POOL_ALLOC instead of SBA on Gen11+
mesa!4995
· created
May 11, 2020
by
Faith Ekstrand
ANV
blorp
intel-tools
7
updated
Mar 23, 2022
WIP: anv: Bump the binding table block size to 64K
mesa!4991
· created
May 11, 2020
by
Faith Ekstrand
ANV
0
updated
May 05, 2021
Prev
1
…
55
56
57
58
59
60
61
62
63
…
67
Next