Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
8
Merged
85
Closed
12
All
105
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Priority
intel/fs,vec4: Stuff the constant data from NIR in the end of the program
!6237
· created
Aug 08, 2020
by
Faith Ekstrand
master
ANV
intel-fs
intel-vec4
Closed
1
updated
Aug 29, 2020
intel: fix issues reported by Coverity
!6126
· created
Jul 30, 2020
by
Marcin Ślusarz
master
coverity
i965
intel-fs
intel-vec4
iris
Merged
6
updated
Sep 02, 2020
Fix some issues reported by Coverity
!6067
· created
Jul 24, 2020
by
Marcin Ślusarz
master
GLSL
intel-vec4
iris
mesa
util
Merged
3
updated
Aug 05, 2020
nir: Trim unused components from nir store intrinsics
!6054
· created
Jul 23, 2020
by
Emma Anholt
master
NIR
intel-vec4
Merged
21
updated
Jan 04, 2022
nir: trim unused ends of ssa def vectors, replacing nir_opt_shrink_load, adding to i965/vec4.
!6050
· created
Jul 23, 2020
by
Emma Anholt
master
ACO
NIR
RADV
intel-vec4
Merged
20
updated
Aug 03, 2020
nir: Add a dominance validation pass
!5288
· created
Jun 01, 2020
by
Faith Ekstrand
master
ACO
NIR
SPIR-V
intel-fs
intel-vec4
Merged
14
updated
Sep 16, 2020
intel: A couple gen4-5 texture fixes.
!5243
· created
May 28, 2020
by
Faith Ekstrand
master
i965
intel-fs
intel-vec4
Merged
2
updated
Jun 10, 2020
intel/ir: Update performance analysis parameters for memory fence codegen changes.
!4817
· created
Apr 29, 2020
by
Francisco Jerez
master
intel-fs
intel-vec4
Merged
1
updated
May 04, 2020
intel/fs,vec4: Properly account SENDs in IVB memory fence
!4646
· created
Apr 20, 2020
by
Caio Oliveira
master
intel-fs
intel-vec4
Merged
1
updated
Apr 20, 2020
nir: Rewrite nir_opt_rematerialize
!4625
· created
Apr 18, 2020
by
Faith Ekstrand
NIR
intel-fs
intel-vec4
0
updated
May 05, 2021
Misc minor fixes to Intel compiler backend
!4582
· created
Apr 16, 2020
by
Ian Romanick
master
intel-fs
intel-vec4
Merged
1
updated
Apr 17, 2020
NIR: Add b2b opcodes
!4338
· created
Mar 27, 2020
by
Faith Ekstrand
master
ACO
NIR
intel-fs
intel-vec4
iris
Merged
9
updated
Mar 30, 2020
intel/compiler: Some cleanups and fixes
!4093
· created
Mar 06, 2020
by
Matt Turner
master
intel-fs
intel-vec4
Merged
2
updated
Mar 09, 2020
intel/compiler: IR analysis pass framework
!4012
· created
Mar 01, 2020
by
Matt Turner
master
intel-fs
intel-vec4
Merged
1
updated
Mar 06, 2020
anv,iris: Use the data cache for indirect UBO pulls on Gen8+
!3932
· created
Feb 24, 2020
by
Faith Ekstrand
master
ANV
intel-fs
intel-vec4
iris
Merged
10
updated
Oct 15, 2020
intel/vec4: do not touch unused channels in try_immediate_source
!3691
· created
Feb 04, 2020
by
Tapani Pälli
master
intel-vec4
Merged
3
updated
Feb 07, 2020
intel/compiler: Move Gen4/5 rounding to visitor
!3459
· created
Jan 17, 2020
by
Matt Turner
master
intel-fs
intel-vec4
Merged
3
updated
Jan 23, 2020
glsl: Implement use_scoped_barrier option
!3339
· created
Jan 10, 2020
by
Caio Oliveira
GLSL
NIR
intel-fs
intel-vec4
ir3
Merged
1
57
updated
Mar 08, 2023
intel/disasm: Fix decoding of src0 of SENDS
!3309
· created
Jan 07, 2020
by
Faith Ekstrand
master
intel-fs
intel-tools
intel-vec4
Merged
3
updated
Jan 08, 2020
intel: Fix multiplication by 16-bit constant
!3126
· created
Dec 16, 2019
by
Caio Oliveira
master
intel-fs
intel-vec4
Closed
3
updated
Dec 17, 2019
Prev
1
2
3
4
5
6
Next