intel/disasm: Fix decoding of src0 of SENDS

There is no instruction field for the register file for src0 because it's always GRF.

Merge request reports