Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
18
Merged
279
Closed
75
All
372
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Priority
nir: Clean up metadata handling
!950
· created
May 24, 2019
by
Faith Ekstrand
ANV
NIR
RADV
etnaviv
freedreno
i965
iris
lima
v3d
vc4
Closed
20
updated
Oct 22, 2023
intel: Limit TCS thread counts when barriers are in use
!886
· created
May 14, 2019
by
Faith Ekstrand
master
ANV
i965
iris
Closed
1
updated
Aug 10, 2019
i965: better GPU recovery
!861
· created
May 10, 2019
by
Kenneth Graunke
i965
Closed
2
updated
Jul 02, 2021
i965: Fix memory leaks in brw_upload_cs_work_groups_surface().
!857
· created
May 10, 2019
by
Kenneth Graunke
master
i965
Closed
7
updated
May 10, 2019
intel: Implement 8_PATCH tessellation control mode, expose via INTEL_DEBUG=tcs8 for now
!824
· created
May 06, 2019
by
Kenneth Graunke
master
ANV
i965
iris
Closed
25
updated
May 14, 2019
i965: bufmgr bug fixes
!745
· created
Apr 27, 2019
by
Kenneth Graunke
master
i965
iris
Closed
6
updated
May 07, 2019
[19.0 stable] i965 samplers-in-structures bugfix backport
!742
· created
Apr 26, 2019
by
Kenneth Graunke
staging/19.0
GLSL
i965
Closed
2
updated
Apr 29, 2019
i965: Track sRGB colorspace state on fast clear.
!729
· created
Apr 24, 2019
by
Rafael Antognolli
master
i965
Closed
9
updated
Aug 06, 2020
i965, nir: Split structure uniform locations are meaningless
!683
· created
Apr 18, 2019
by
Kenneth Graunke
master
NIR
i965
Closed
8
updated
Apr 22, 2019
i965: Enable GL_LUMINANCE8_SNORM support
!665
· created
Apr 16, 2019
by
Andrii Kryvytskyi
i965
Closed
6
updated
Nov 14, 2022
intel: extract i965 perf code
!598
· created
Apr 08, 2019
by
Lionel Landwerlin
master
i965
Closed
13
updated
Apr 25, 2019
intel/compiler: Don't emit empty else blocks
!574
· created
Apr 04, 2019
by
Kenneth Graunke
master
ANV
NIR
i965
iris
Closed
13
updated
Apr 29, 2019
rework nir constants
!539
· created
Mar 28, 2019
by
Karol Herbst
master
ANV
NIR
RADV
freedreno
i965
iris
lima
panfrost
v3d
vc4
Closed
53
updated
Apr 14, 2019
i965,iris/blorp: do not blit 0-sizes
!522
· created
Mar 25, 2019
by
Yevhenii Kolesnikov
master
i965
Closed
16
updated
Mar 30, 2019
i965/vec4: Do not use additional register during cmod propagation
!512
· created
Mar 22, 2019
by
Danylo Piliaiev
master
i965
Closed
7
updated
Apr 16, 2019
WIP: spirv, i965: use variables to handle SSBO/UBOs for ARB_gl_spirv
!510
· created
Mar 22, 2019
by
Caio Oliveira
master
NIR
SPIR-V
i965
Closed
6
updated
Jun 24, 2019
Enable GCM and make opt_if_loop_last_continue() more aggressive
!502
· created
Mar 21, 2019
by
Timothy Arceri
master
ANV
NIR
i965
Closed
19
updated
Apr 08, 2019
WIP: i965: align 3DSTATE_TE emission on 3DSTATE_HS/DS
!464
· created
Mar 18, 2019
by
Lionel Landwerlin
master
i965
Closed
2
updated
Oct 10, 2019
Draft: i965: Fix downloads of ASTC void-extent blocks on big-core gen9
!435
· created
Mar 12, 2019
by
Nanley Chery
i965
Closed
9
updated
Feb 23, 2022
intel/fs: Fix opt_peephole_csel to not throw away saturates.
!431
· created
Mar 12, 2019
by
Kenneth Graunke
master
ANV
i965
iris
Closed
3
updated
Mar 13, 2019
Prev
1
2
3
4
Next