Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
1,155
Merged
24,755
Closed
2,996
All
28,906
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
loader/dri3: Do not wait for source buffer for prefilling.
!4718
· created
Apr 23, 2020
by
David Riley
dri interface
11
updated
May 05, 2021
nir/opt_if: Be more aggressive in opt_split_alu_of_phi
!4719
· created
Apr 23, 2020
by
Faith Ekstrand
NIR
7
updated
May 05, 2021
anv: Add support for pre-gather of UBO constant data
!4745
· created
Apr 25, 2020
by
Faith Ekstrand
ANV
intel-fs
29
updated
Oct 01, 2021
nir/repair_ssa: More agressively insert deref casts
!4747
· created
Apr 25, 2020
by
Faith Ekstrand
NIR
vk-gl-cts
11
updated
May 05, 2021
iris: Implement fine-grained fences with semaphores
!4854
· created
May 01, 2020
by
Kenneth Graunke
iris
0
updated
May 05, 2021
Iris async uploader
!4855
· created
May 01, 2020
by
Chris Wilson
iris
0
updated
May 05, 2021
anv: Use GPGPU_WALKER::IdirectData for CS push constants
!4856
· created
May 01, 2020
by
Faith Ekstrand
ANV
intel-fs
iris
1
updated
May 05, 2021
WIP: anv: Bump the binding table block size to 64K
!4991
· created
May 11, 2020
by
Faith Ekstrand
ANV
0
updated
May 05, 2021
WIP: anv: Use BINDING_TABLE_POOL_ALLOC instead of SBA on Gen11+
!4995
· created
May 11, 2020
by
Faith Ekstrand
ANV
blorp
intel-tools
7
updated
Mar 23, 2022
WIP: meson: Don't hardcode the default shared library prefix
!5012
· created
May 12, 2020
by
Jon Turney
meson
2
updated
May 05, 2021
Rework Iris cache tracking infrastructure (2).
!5018
· created
May 12, 2020
by
Francisco Jerez
iris
9
updated
Apr 04, 2022
WIP: freedreno/ir3: vector(ish) prep
!5029
· created
May 13, 2020
by
Rob Clark
freedreno
ir3
5
updated
May 05, 2021
intel: Generate multiple miplevels at once
!5063
· created
May 15, 2020
by
Sagar Ghuge
NIR
blorp
iris
16
updated
Apr 14, 2024
etnaviv: add support for KHR_partial_update
!5082
· created
May 18, 2020
by
Christian Gmeiner
etnaviv
3
updated
May 05, 2021
glsl, iris, i965: Fix ubsan errors
!5118
· created
May 20, 2020
by
Yevhenii Kolesnikov
GLSL
i965
iris
24
updated
Jun 08, 2022
anv: fix explicit address canonicalization
!5162
· created
May 22, 2020
by
Lionel Landwerlin
ANV
1
updated
Dec 13, 2022
NIR: refactor some linking bits
!5236
· created
May 28, 2020
by
Ian Romanick
NIR
gallium
i965
19
updated
May 05, 2021
nir_lower_point_size_mov fixes
!5297
· created
Jun 02, 2020
by
Erik Faye-Lund
NIR
9
updated
Mar 04, 2024
freedreno/a6xx: Remove CP_SET_MODE instructions
!5326
· created
Jun 04, 2020
by
Kristian H. Kristensen
freedreno
5
updated
May 05, 2021
intel/fs: Add basic register coalesce unit tests
!5392
· created
Jun 08, 2020
by
Vasilis Liaskovitis
intel-fs
0
updated
May 05, 2021
Prev
1
2
3
4
5
6
7
8
9
10
…
58
Next