Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
1,148
Merged
25,027
Closed
3,026
All
29,201
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Popularity
Draft: broadcom/compiler: always use compact arrays for clipdist
!28566
· created
Apr 04, 2024
by
Iago Toral
v3d
v3dv
0
updated
Apr 04, 2024
radeonsi: Set LS-HS vertex stride to zero when there are no LS outputs.
!28548
· created
Apr 03, 2024
by
Timur Kristóf
AMD common
radeonsi
16
updated
Apr 06, 2024
radeonsi: add nir_opt_gcm pass
!28539
· created
Apr 03, 2024
by
Ganesh Belgur Ramachandra
radeonsi
1
updated
Apr 24, 2024
spirv: Properly handle cross-invocation TCS output access
!28537
· created
Apr 03, 2024
by
Faith Ekstrand
ANV
NAK
NIR
SPIR-V
freedreno
hasvk
lavapipe
mesa
turnip
7
updated
Apr 03, 2024
intel/blorp: Allow gfx12 fast-clears without CCS surf
!28536
· created
Apr 03, 2024
by
Nanley Chery
blorp
0
updated
May 16, 2024
docs/dispatch: Fix nonexistent paths
!28524
· created
Apr 02, 2024
by
Luc Ma
docs
0
updated
May 06, 2024
RFC: intel/i915: revert memory size reduction regression
!28513
· created
Apr 02, 2024
by
Paulo Zanoni
ANV
intel
regression
5
updated
Apr 10, 2024
drm-shim: Stub syncobj reset ioctl
!28504
· created
Apr 01, 2024
by
Valentine Burley
0
updated
Apr 01, 2024
nir: Move nir_tess_levels_defined_in_all_invocations from RadeonSI to NIR.
!28491
· created
Mar 31, 2024
by
Timur Kristóf
NIR
radeonsi
12
updated
Apr 02, 2024
WIP: tu: FSDT support for A7XX
!28485
· created
Mar 30, 2024
by
Amber Harmonia
turnip
7
updated
Apr 16, 2024
intel/brw/validate: Support Xe2 for 2 types of register access tests
!28479
· created
Mar 29, 2024
by
Jordan Justen
intel-brw
4
updated
Apr 04, 2024
DRAFT: tu/a7xx: Fix incoherency between imageStore and transfer read
!28470
· created
Mar 29, 2024
by
Danylo Piliaiev
turnip
0
updated
Mar 29, 2024
vulkan/runtime: Add a shared framework for BVH building
!28446
· created
Mar 28, 2024
by
Connor Abbott
vulkan
8
updated
Apr 04, 2024
wayland: Guarantee 30 Hz progress for SwapInterval > 0 / FIFO present mode
!28419
· created
Mar 27, 2024
by
Sebastian Wick
EGL
RADV
gallium
util
vulkan
wayland
30
updated
Apr 17, 2024
nouveau/drm: use new UAPI to determine the maximum exec size
!28410
· created
Mar 27, 2024
by
Yusuf Khan
nouveau
1
updated
Apr 07, 2024
nvc0/surface: dont submit a kick when the scissor state doesnt care
!28409
· created
Mar 27, 2024
by
Yusuf Khan
nouveau
nvc0
6
updated
Apr 03, 2024
etnaviv: isa: Add texturing instruction variants
!28401
· created
Mar 26, 2024
by
Christian Gmeiner
etnaviv
1
updated
Mar 26, 2024
Meson: make finding Clang more robust
!28382
· created
Mar 25, 2024
by
Dylan Baker
clover
gallium
meson
4
updated
Mar 25, 2024
Draft: gallium/dril: Compatibility stub for the legacy DRI loader interface
0 of 7 checklist items completed
!28378
· created
Mar 25, 2024
by
Adam Jackson
dri interface
gallium
15
updated
May 16, 2024
drm-shim: Optimize handle allocation
!28372
· created
Mar 25, 2024
by
Rob Clark
AMD common
freedreno
util
9
updated
Mar 27, 2024
Prev
1
…
3
4
5
6
7
8
9
10
11
…
58
Next