Merge requests · Mesa · GitLab

Due to an influx of spam, we have had to impose restrictions on new accounts. Please see this wiki page for instructions on how to get full permissions. Sorry for the inconvenience.

vulkan,radv: add and use more common entrypoints for sparse/image/buffers

mesa!12416 · created Aug 17, 2021 by Samuel Pitoiset
RADV vulkan
- Merged
- 8
updated Sep 04, 2021
glsl-1.20: Test various aspects of do-while loop scoping

piglit!575 · created Aug 30, 2021 by Ian Romanick
Tests
- Merged
- 5
updated Sep 03, 2021
freedreno/ir3: Don't use isam for coherent image loads on a5xx+

mesa!12704 · created Sep 02, 2021 by Emma Anholt
freedreno
- Merged
- 15
updated Sep 03, 2021
ci/v3dv: generalize the buffer_access.through_pointers flakes.

mesa!12681 · created Sep 01, 2021 by Emma Anholt
CI v3dv
- Merged
- 1
updated Sep 03, 2021
nir, spirv_to_dxil: Add support for system-values that require a constant buffer

mesa!12707 · created Sep 02, 2021 by Enrico Galli
d3d12
- Merged
- 9
updated Sep 03, 2021
turnip: consider shader's immediates size for sub-stream allocation

mesa!8841 · created Feb 03, 2021 by Danylo Piliaiev turnip conformance
turnip
- Merged
- 4
updated Sep 03, 2021
lavapipe: unbreak push descriptor templates

mesa!12708 · created Sep 02, 2021 by Mike Blumenkrantz
CI lavapipe
- Merged
- 5
updated Sep 03, 2021
nir,spirv,radv,aco: implement VK_KHR_shader_integer_dot_product

mesa!12617 · created Aug 30, 2021 by Rhys Perry
ACO NIR RADV SPIR-V
- Merged
- 30
updated Sep 03, 2021
vulkan/wsi/x11: fix shm allocation control flow issue

mesa!12696 · created Sep 02, 2021 by Marcin Ślusarz
vulkan wsi
- Merged
- 2
updated Sep 03, 2021
draw/tess: Fix unused-function warning with draw-use-llvm=disabled.

mesa!12663 · created Sep 01, 2021 by Vinson Lee
gallium
- Merged
- 1
updated Sep 03, 2021
v3d/vc4: Remove primconvert from V3D and VC4 and re-enable PIPE_CAP_PRIMITIVE_RESTART for V3D.

mesa!12669 · created Sep 01, 2021 by José María Casanova Crespo
v3d vc4
- Merged
- 6
updated Sep 03, 2021
vulkan: Copy pNext structures when enqueuing commands

mesa!12701 · created Sep 02, 2021 by Tomeu Vizoso
lavapipe vulkan
- Merged
- 2
updated Sep 03, 2021
glsl: use bool literals instead of integers

mesa!12674 · created Sep 01, 2021 by Filip Gawin
- Merged
- 3
updated Sep 02, 2021
nouveau: use bool literals instead of integers

mesa!12678 · created Sep 01, 2021 by Filip Gawin
- Merged
- 1
updated Sep 02, 2021
nouveau: fix forward declaration of structs

mesa!12698 · created Sep 02, 2021 by Filip Gawin
- Merged
- 1
updated Sep 02, 2021
intel: Implement Tile4 and Tile64 for XeHP+

mesa!12132 · created Jul 29, 2021 by Nanley Chery
ANV ISL blorp crocus intel iris
- Merged
- 52
updated Sep 02, 2021
Programming barrier messages for Xe2

mesa!11963 · created Jul 19, 2021 by Aditya Swarup
intel-fs
- Merged
- 3
updated Sep 02, 2021
nir, intel/compiler: Add support for ternary add instruction on XeHP

mesa!11596 · created Jun 24, 2021 by Sagar Ghuge
NIR intel intel-fs
- Merged
- 52
- 1
updated Sep 02, 2021
iris,anv: Add support for scratch on XeHP

mesa!11582 · created Jun 24, 2021 by Faith Ekstrand
ANV ISL iris
- Merged
- 2
updated Sep 02, 2021
intel: Implement compiler support for XeHP graphics platforms.

mesa!10000 · created Apr 02, 2021 by Francisco Jerez master
intel intel-fs
- Merged
- 11
updated Sep 02, 2021