Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
1,153
Merged
25,040
Closed
3,031
All
29,224
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Closed date
docs: Add Dozen driver mention in systems.rst
!21112
· created
Feb 03, 2023
by
ratatouille gamer
docs
Closed
0
updated
May 14, 2023
radv/ci: don't fail if we get a GPU hang during the test on NAVI10
!19956
· created
Nov 23, 2022
by
Martin Roukala
ACO
CI
RADV
Closed
8
updated
May 12, 2023
pan/mdg: Fix icky formatting
!22909
· created
May 08, 2023
by
Alyssa Rosenzweig
Needs review
panfrost
Closed
1
updated
May 11, 2023
nir: Add a helper for getting a nir_op from an atomic intrinsic
!22724
· created
Apr 26, 2023
by
Faith Ekstrand
Needs discussion
NIR
intel-fs
Closed
6
updated
May 10, 2023
radv/ci: set MESA_SPIRV_LOG_LEVEL to warning
!17294
· created
Jun 29, 2022
by
Martin Roukala
CI
RADV
Closed
4
updated
May 09, 2023
glsl: Use a stable attr sort on Windows
!22800
· created
May 02, 2023
by
Jesse Natalie
GLSL
Closed
1
3
updated
Apr 04, 2024
WIP: turnip: add cached and cached-coherent memory types
!6949
· created
Oct 01, 2020
by
Jonathan Marek
turnip
Closed
0
updated
May 08, 2023
WIP: anv/iris: fix Wa_22011440098
!22869
· created
May 05, 2023
by
Lionel Landwerlin
ANV
iris
Closed
2
updated
May 06, 2023
iris: fix allocation of shared buffers with another GPU
!22291
· created
Apr 04, 2023
by
Lionel Landwerlin
iris
Closed
4
updated
May 05, 2023
Draft: ci: increase timeout for performance jobs to 6h
!22590
· created
Apr 20, 2023
by
David Heidelberg
CI
intel
trace
Closed
6
updated
May 05, 2023
RADV: Add dual level cache support to reduce cache size on Vulkan drivers
!21304
· created
Feb 14, 2023
by
Timothy Arceri
RADV
Closed
20
updated
May 04, 2023
Revert "radeonsi/vcn: set bitstream buffer size to encoded bitstream size"
!22841
· created
May 03, 2023
by
Ruijing Dong
Closed
0
updated
May 04, 2023
spirv: Add MESA_SPIRV_DEBUG=cfg to print relevant parts of NIR control flow
!20781
· created
Jan 19, 2023
by
Caio Oliveira
SPIR-V
Closed
2
updated
May 03, 2023
nir, spirv: Add nir_print_options and use to make a helper printing NIR control flow
!19611
· created
Nov 09, 2022
by
Caio Oliveira
NIR
SPIR-V
Closed
12
updated
May 03, 2023
intel/compiler: Use std::vector and sort() in brw_nir_analyze_ubo_ranges
!19716
· created
Nov 14, 2022
by
Caio Oliveira
intel-fs
Closed
2
updated
May 03, 2023
intel/compiler: Use std::vector in intel_clc
!19717
· created
Nov 14, 2022
by
Caio Oliveira
intel-fs
Closed
3
updated
May 03, 2023
freedreno: Enable a610
!15986
· created
Apr 15, 2022
by
Yusuf Khan
freedreno
turnip
Closed
1
28
updated
May 02, 2023
v3d: set 16bit uint return sizes to 32 bits
!22757
· created
Apr 28, 2023
by
Juan A. Suárez
v3d
Closed
7
updated
May 02, 2023
Draft: ci: disable Collabora's LAVA lab for maintance
!22186
· created
Mar 29, 2023
by
Sergi Blanch Torné
CI
Closed
0
updated
May 02, 2023
zink: implement native fpow
!22773
· created
Apr 30, 2023
by
Erik Faye-Lund
NIR
zink
Closed
4
updated
May 02, 2023
Prev
1
…
27
28
29
30
31
32
33
34
35
…
1462
Next