Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
18
Merged
279
Closed
75
All
372
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
Make use of VAO information in i965 v4.
!308
· created
Feb 24, 2019
by
Mathias Fröhlich
master
i965
Merged
31
updated
Nov 16, 2020
i965,iris,anv: Make alpha to coverage and alpha test work with sample mask
!292
· created
Feb 22, 2019
by
Danylo Piliaiev
master
ANV
i965
Closed
45
updated
Mar 25, 2019
Faster compile times for NIR based OpenGL drivers
!290
· created
Feb 22, 2019
by
Timothy Arceri
master
GLSL
NIR
gallium
i965
iris
radeonsi
v3d
vc4
Merged
7
updated
Mar 07, 2019
intel/compiler: Clean up image operations
!287
· created
Feb 21, 2019
by
Faith Ekstrand
master
ANV
i965
Merged
8
updated
Mar 01, 2019
i965: Fix indirect parameters draw during conditional rendering on hsw+
!286
· created
Feb 21, 2019
by
Illia Iorin
i965
Closed
6
updated
Nov 02, 2022
intel: fix urb size for CFL GT1
!280
· created
Feb 20, 2019
by
Lionel Landwerlin
master
ANV
i965
Merged
3
updated
Feb 22, 2019
intel/fs, i965, iris: drop unused binding table entries
!266
· created
Feb 17, 2019
by
Caio Oliveira
master
i965
iris
Closed
6
updated
May 24, 2019
NIR vectorize io
!265
· created
Feb 16, 2019
by
Timothy Arceri
master
ANV
NIR
i965
Closed
4
updated
Feb 25, 2019
nir: Don't reassociate add/mul chains containing only constants
!264
· created
Feb 16, 2019
by
Kenneth Graunke
master
NIR
i965
Closed
1
2
updated
Feb 17, 2019
i965: scale factor changes should trigger recompile
!259
· created
Feb 15, 2019
by
Lionel Landwerlin
master
i965
Merged
2
updated
Feb 18, 2019
Fix a handfull of warnings when building in release mode.
!257
· created
Feb 14, 2019
by
Faith Ekstrand
master
ANV
i965
Merged
1
1
updated
Feb 14, 2019
intel/compiler: Avoid propagating inequality cmods if types are different
!256
· created
Feb 14, 2019
by
Ian Romanick
master
ANV
i965
Closed
3
updated
Feb 15, 2019
i965: Add support for XYUV format
!246
· created
Feb 14, 2019
by
Vivek Kasireddy
master
NIR
android
i965
Merged
11
updated
Feb 26, 2019
drirc/i965: add option to disable 565 configs and visuals
!236
· created
Feb 12, 2019
by
Tapani Pälli
master
drirc
i965
Merged
6
updated
Feb 15, 2019
nir: Sampler derefs everywhere, track texture binding bitfields properly
!216
· created
Feb 07, 2019
by
Kenneth Graunke
master
NIR
gallium
i965
iris
mesa
Merged
3
updated
Feb 12, 2019
Add format P010 etc for 10bit/12bit/16bit YUV420 formats
!211
· created
Feb 06, 2019
by
Tapani Pälli
master
EGL
NIR
i965
Closed
15
updated
Feb 12, 2019
i965: Use GL_BGRA_EXT internal format for B8G8R8A8 / B8G8R8X8
!204
· created
Feb 05, 2019
by
Gurchetan Singh
master
i965
Closed
7
updated
Apr 04, 2019
intel: Skip bit6 swizzle test in Gen8+
!188
· created
Jan 31, 2019
by
Caio Oliveira
master
ANV
ISL
i965
Merged
1
6
updated
Feb 05, 2019
android,autotools,i965: Fix location of float64_glsl.h
!183
· created
Jan 30, 2019
by
Dylan Baker
master
android
autotools
i965
Merged
2
updated
Jan 31, 2019
mesa/i965: ARB_gl_spirv and ARB_spirv_extensions implementation, plus 4.6
!178
· created
Jan 30, 2019
by
Alejandro Piñeiro
master
ANV
NIR
RADV
SPIR-V
i965
mesa
Merged
1
358
updated
Aug 22, 2019
Prev
1
…
14
15
16
17
18
19
Next