Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
1,158
Merged
25,061
Closed
3,031
All
29,250
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Milestone due date
virgl-update.py: Add script to simplify updating Virgl headers
!29300
· created
May 21, 2024
by
Valentine Burley
0
updated
May 21, 2024
radv,aco: Wire up nir source locations
!29298
· created
May 21, 2024
by
Konstantin Seurer
ACO
AMD common
RADV
0
updated
May 21, 2024
Draft: anv: implement WA 14018283232
!29297
· created
May 21, 2024
by
Lionel Landwerlin
ANV
7
updated
May 21, 2024
zink: rework the device string ordering.
!29296
· created
May 21, 2024
by
Dave Airlie
zink
4
updated
May 21, 2024
spirv: Add MESA_SPIRV_DEBUG=values to dump all values
!29295
· created
May 20, 2024
by
Caio Oliveira
SPIR-V
1
updated
May 20, 2024
zink: hash in some driver workaround flags to shader cache
!29287
· created
May 20, 2024
by
Mike Blumenkrantz
zink
1
updated
May 20, 2024
ac,radv,radeonsi: add a helper to set mutable tex desc fields
!29286
· created
May 20, 2024
by
Samuel Pitoiset
AMD common
RADV
radeonsi
6
updated
May 21, 2024
nouveau: generate a more useful renderer string.
!29284
· created
May 20, 2024
by
Dave Airlie
nouveau
0
updated
May 20, 2024
anv: use weak_ref mode for global pipeline caches
!29283
· created
May 20, 2024
by
Lionel Landwerlin
ANV
10
updated
May 21, 2024
ac,radeonsi: vectorize load/stores, shrink stores, call nir_lower_int64 later for ACO
!29282
· created
May 19, 2024
by
Marek Olšák
AMD common
radeonsi
3
updated
May 21, 2024
nir/opt_algebraic: Allow two-step lowering of ftrunc@64 to use ffract@64 and revert r600 hotfix
!29281
· created
May 18, 2024
by
Gert Wollny
NIR
r600
1
1
updated
May 20, 2024
gbm: let gbm_format_to_dri_format return -1 when no dri format matched
!29279
· created
May 18, 2024
by
Jianfeng Liu
gbm
2
updated
May 18, 2024
perfetto: add explicit dependency on the freedreno headers
!29278
· created
May 18, 2024
by
David Heidelberg
freedreno
perfetto
turnip
0
updated
May 18, 2024
tu: Expose reconverge related extensions
!29277
· created
May 17, 2024
by
Valentine Burley
docs
freedreno
ir3
turnip
7
updated
May 20, 2024
rusticl/meson: add build root dir to the include dirs of rusticl_c
!29275
· created
May 17, 2024
by
Karol Herbst
Rusticl
meson
2
updated
May 18, 2024
Draft: intel/isl: Allow multi-sample on depth aux usage (xe2)
!29274
· created
May 17, 2024
by
jxzgithub
2
updated
May 20, 2024
Add INTEL_FORCE_PROBE, initial LNL devinfo and enable RT building on Xe2
!29273
· created
May 17, 2024
by
Jordan Justen
ANV
intel
intel-brw
2
updated
May 20, 2024
intel/compiler: Misc fixes around size_written for Xe2+
!29271
· created
May 17, 2024
by
Sagar Ghuge
intel-brw
intel-compiler
4
updated
May 20, 2024
amd/common: add new helpers for building buffer descriptors and use them in RADV&ACO
!29268
· created
May 17, 2024
by
Samuel Pitoiset
ACO
AMD common
RADV
radeonsi
20
updated
May 21, 2024
wsi: Guard DRM-dependent function implementations with HAVE_LIBDRM
!29267
· created
May 17, 2024
by
Valentine Burley
vulkan
3
updated
May 20, 2024
Prev
1
2
3
4
5
6
…
58
Next