- Jul 09, 2021
-
-
Thierry Reding authored
This test will attempt to use the VIC to blit one surface to another and perform a vertical flip. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
This test will attempt to use the VIC to blit from one surface to another. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
This test will attempt to use VIC to clear a surface. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
The Video Image Composer (VIC) 4.2 can be found on NVIDIA Tegra194 SoCs. It uses a different class (C5B6) that is slightly incompatible with the class found on earlier generations, although it is backwards compatible with the class implemented on Tegra186 (B1B6). Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
The Video Image Composer (VIC) 4.1 can be found on NVIDIA Tegra186 SoCs. It uses a different class (B1B6) that is slightly incompatible with the class found on earlier generations. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
The Video Image Composer (VIC) 4.0 can be found on NVIDIA Tegra210 SoCs. It uses a different class (B0B6) that is slightly incompatible with the class found on earlier generations. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
The Video Image Composer (VIC) 3.0 can be found on NVIDIA Tegra124 SoCs. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
Implement a small abstraction interface to allow different versions of VIC to be used transparently. An implementation will be chosen based on the VIC version number reported by the DRM_TEGRA_IOCTL_OPEN_CHANNEL IOCTL. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
This test can be used to purposefully trigger a job timeout. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
This is a very simple sanity test to check whether or not a syncpt can be incremented by a host1x client. This uses gr2d on Tegra20 through Tegra114 and VIC on Tegra124 and later. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
This test uses the IOCTLs for job submission and fences to fill a sub- region of the screen to a specific color using gr2d. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
This library provides helpers for common functionality needed by test programs. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
These new functions can be used to allocate and free syncpoints, as well as wait for a syncpoint threshold to be reached. Jobs can also be waited on if a syncpoint was attached to them. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
These new functions can be used to create a job on a given channel, add commands to the job using its push buffer and submit the job. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
These new functions can be used to open a channel to a given engine, map and unmap buffer objects to that channel, and close the channel. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
This makes sure that the proper dependencies are created and that the file is distributed. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
This new UABI is a more modern version that works better with both old and recent chips. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
Allow this simple test to be installed so that it can easily be run on a target device. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
Most functions in libdrm_tegra take as first parameter the object that they operate on. Make the device and buffer object creation functions follow the same scheme. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
These helpers facilitate exporting and importing buffer objects to and from PRIME file descriptors. Signed-off-by:
Thierry Reding <treding@nvidia.com> --- Changes in v3: - add drm_public annotations
-
Thierry Reding authored
Add helpers to export and import buffer objects via flink names. Signed-off-by:
Thierry Reding <treding@nvidia.com> --- Changes in v3: - add drm_public annotations
-
Thierry Reding authored
Store 64-bit offset values and use libdrm's built-in drm_mmap() function instead of mmap() to ensure the full 64-bit offset is used. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
All of the buffer object allocation functions use the same boilerplate code. Move that code into a separate function that can be reused. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
The DRM_TEGRA_GEM_{GET,SET}_FLAGS and DRM_TEGRA_GEM_{GET,SET}_TILING IOCTLs were badly designed and have since been obsoleted by framebuffer modifiers. Remove these implementations to make it clear their usage is discouraged. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
Thierry Reding authored
Reindent the sources according to the settings found in the newly added .editorconfig. Signed-off-by:
Thierry Reding <treding@nvidia.com>
-
- Jul 02, 2021
-
-
Bas Nieuwenhuizen authored
Signed-off-by:
Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>
-
- Jun 30, 2021
-
-
Alex Deucher authored
From 21.20 release. Reviewed-by:
Marek Olšák <marek.olsak@amd.com> Signed-off-by:
Alex Deucher <alexander.deucher@amd.com>
-
- Jun 22, 2021
-
-
Signed-off-by:
Marius Vlad <marius.vlad@collabora.com>
-
Signed-off-by:
Marius Vlad <marius.vlad@collabora.com>
-
Signed-off-by:
Marius Vlad <marius.vlad@collabora.com>
-
Signed-off-by:
Marius Vlad <marius.vlad@collabora.com>
-
As format modifiers can be encoded in quite complex forms, the static table previously added is not sufficient to retrieve, extract and decode the token formats to a human-readable string. This patch introduces a vendor specific callback which could be used to perform an additional search to match up with vendor encoding scheme, which, will be used first, before resorting to searching the static table. With it, add support for decoding the ARM format modifiers. Signed-off-by:
Marius Vlad <marius.vlad@collabora.com>
-
Introduces two new methods to retrieve a human readable representation of a format modifier: drmGetFormatModifierName() - returns a format modifier as a string, from a token modifier drmGetFormatModifierVendor() - returns the vendor as a string, from a token modifier and the fourcc_mod_get_vendor macro that returns the vendor. New format modifiers added in drm_fourcc.h uapi kernel header should be sync'ed up with libdrm and should include a human readable representation for that format modifier, in order to display it correctly as a string. That happens with the help of a python script that reads up drm_fourcc header file and outputs a static table comprised of token modifiers alongside a vendor table (Suggested-by Simon Ser <contact@emersion.fr>). The reason for doing it in libdrm is to have a unified place instead of each user of libdrm having a way to keep track of the format modifiers. With this patch, modetest has also been modified to make use of it. Signed-off-by:
Marius Vlad <marius.vlad@collabora.com>
-
- Jun 20, 2021
-
-
Eleni Maria Stea authored
<linux/limits.h> should be included conditionally for Linux only, also SPECNAMELEN used conditionally when the OS is FreeBSD requires to include <sys/params.h>. Signed-off-by:
Eleni Maria Stea <elene.mst@gmail.com> Reviewed-by:
Eric Engestrom <eric@engestrom.ch>
-
Eleni Maria Stea authored
In FreeBSD's errno.h ERESTART is not defined by default, only when the user requests the pseudo-errors returned inside the kernel to be enabled. As a result the block where drmCommandWriteRead is called returns compile error. Defined _WANT_KERNEL_ERRNO to fix it (see FreeBSD's /usr/include/errno.h) Signed-off-by:
Eleni Maria Stea <elene.mst@gmail.com> Reviewed-by:
Eric Engestrom <eric@engestrom.ch>
-
Eleni Maria Stea authored
<sys/types.h> need to be included in xf86drmMode.c for type u_int in <sys/sysctl.h> (that is included when OS is FreeBSD) to be recognized. Signed-off-by:
Eleni Maria Stea <elene.mst@gmail.com> Reviewed-by:
Eric Engestrom <eric@engestrom.ch>
-
- Jun 15, 2021
-
-
Bas Nieuwenhuizen authored
In Vulkan we have extensions to assist with capture in replay in a world where addresses are returned to the application. This involves creating buffers at the same VA during replay as they were during capture. By itself libdrm_amdgpu already has support for this, but there is the obvious failure mode that if another buffer is already allocated at that VA things fail spectacularly. This is an actual issue as internal buffers, like winsys images or shader binaries also participate in the same VA allocation. To avoid this problem applications have to create buffers which are going to be captured with a flag, and the implementation is to separate VA allocation for those buffers to reduce the collision risk: "Implementations are expected to separate such buffers in the GPU address space so normal allocations will avoid using these addresses. Apps/tools should avoid mixing app-provided and implementation-provided addresses for buffers created with VK_BUFFER_CREATE_DEVICE_ADDRESS_CAPTURE_REPLAY_BIT, to avoid address space allocation conflicts." This patch implements that by adding a flag for these buffers and allocating address space from the top of the address range instead of the bottom. Signed-off-by:
Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl> Reviewed-by:
Christian König <christian.koenig@amd.com>
-
- Jun 09, 2021
-
-
Disconnect device while fence is exported. Also disable this test for sytem with single GPU. Signed-off-by:
Andrey Grodzovsky <andrey.grodzovsky@amd.com> Reviewed-by:
Alex Deucher <alexander.deucher@amd.com>
-
Disconnect device while BO is exported. Signed-off-by:
Andrey Grodzovsky <andrey.grodzovsky@amd.com> Reviewed-by:
Alex Deucher <alexander.deucher@amd.com>
-
Same as simple test but while doing cs Signed-off-by:
Andrey Grodzovsky <andrey.grodzovsky@amd.com> Reviewed-by:
Alex Deucher <alexander.deucher@amd.com>
-