Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
15
Merged
314
Closed
32
All
361
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
ir3, turnip, freedreno: Shader preambles
!13148
· created
Oct 01, 2021
by
Connor Abbott
freedreno
ir3
turnip
Merged
23
updated
Sep 29, 2022
ir3: RA tuning for shader preambles
!13143
· created
Oct 01, 2021
by
Connor Abbott
ir3
Merged
5
updated
Oct 11, 2021
ir3, nir: Bug fixes related to preambles
!13142
· created
Oct 01, 2021
by
Connor Abbott
NIR
ir3
Merged
16
updated
Oct 12, 2021
isaspec: encode size optimization
!13049
· created
Sep 25, 2021
by
Rob Clark
ir3
isaspec
Merged
2
updated
Jul 26, 2022
freedreno/ir3: misc fixes
!12923
· created
Sep 18, 2021
by
Rob Clark
freedreno
ir3
Merged
1
updated
Sep 18, 2021
ir3: Make trig replacement expression exact
!12912
· created
Sep 17, 2021
by
Connor Abbott
ir3
Merged
2
updated
Sep 17, 2021
ir3: Add bar.g to beginning of HS with tess_use_shared
!12791
· created
Sep 09, 2021
by
Connor Abbott
ir3
turnip
Merged
4
updated
Sep 10, 2021
ir3: Fixes for ir3_lower_copies
!12747
· created
Sep 07, 2021
by
Connor Abbott
ir3
Merged
1
updated
May 08, 2024
freedreno/ir3/ra: Fix validate crash with shared reg file
!12742
· created
Sep 06, 2021
by
Rob Clark
freedreno
ir3
Merged
9
updated
Sep 09, 2021
freedreno/a6xx: Clover support
90 of 113 checklist items completed
!12500
· created
Aug 22, 2021
by
Rob Clark
freedreno
ir3
Merged
5
updated
Nov 15, 2021
ir3: Bump sizes of various id's
!12487
· created
Aug 20, 2021
by
Connor Abbott
turnip conformance
ir3
turnip
Merged
7
updated
Aug 31, 2021
ir3/a6xx: account for resinfo return size dependency on IBO_0_FMT
!12485
· created
Aug 20, 2021
by
Danylo Piliaiev
turnip conformance
freedreno
ir3
turnip
Merged
7
updated
Sep 01, 2021
ir3: prohibit folding of half->full conversion into mul.s24/u24
!12471
· created
Aug 19, 2021
by
Danylo Piliaiev
turnip conformance
ir3
turnip
Merged
1
updated
Aug 20, 2021
ir3: Align driver param upload size/offset for indirect uploads.
!12455
· created
Aug 18, 2021
by
Emma Anholt
freedreno
ir3
Merged
3
updated
Aug 19, 2021
freedreno/ir3: Apply the a6xx samgq workaround to TES/TCS/GS as well.
!12454
· created
Aug 18, 2021
by
Emma Anholt
freedreno
ir3
Merged
2
updated
Aug 20, 2021
gallium: Remove "optimize" parameter from pipe_screen::finalize_nir
!12317
· created
Aug 10, 2021
by
Ian Romanick
gallium
ir3
llvmpipe
radeonsi
zink
Merged
3
updated
Aug 13, 2021
ir3: Document RA-related register flags better
!12216
· created
Aug 05, 2021
by
Connor Abbott
ir3
Merged
2
updated
Aug 06, 2021
freedreno, tu, ir3: Fix gl_PrimitiveID for tessellation
!12166
· created
Aug 02, 2021
by
Connor Abbott
turnip conformance
freedreno
ir3
turnip
Merged
6
updated
Aug 05, 2021
freedreno: Add support to match GPU based on chip-id
!12159
· created
Aug 01, 2021
by
Rob Clark
freedreno
ir3
turnip
Merged
2
updated
Aug 06, 2021
ir3: Preserve gl_ViewportIndex in the binning shader
!12104
· created
Jul 28, 2021
by
Connor Abbott
turnip conformance
ir3
turnip
Merged
2
updated
Aug 04, 2021
Prev
1
…
5
6
7
8
9
10
11
12
13
…
16
Next