Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
18
Merged
279
Closed
75
All
372
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
docs: remove i965 from features.txt
!18573
· created
Sep 13, 2022
by
Erik Faye-Lund
docs
i965
Closed
4
updated
Sep 13, 2022
i965: Disable EXT_texture_integer on Gfx4 and Gfx5
!14519
· created
Jan 12, 2022
by
Ian Romanick
staging/21.3
i965
Closed
6
updated
Jan 13, 2022
Avoid flushing batches when inserting a fence if it is signalled already.
!12641
· created
Aug 31, 2021
by
Eliot Courtney
i965
Closed
3
updated
Nov 02, 2022
i965: remove redundant forcing sharable for __DRI_IMAGE_BUFFER_SHARED
!11549
· created
Jun 23, 2021
by
Yiwei Zhang
i965
Closed
9
updated
Jul 11, 2021
intel: move ubo ranges gfx ver check into separate function.
!11100
· created
Jun 01, 2021
by
Dave Airlie
i965
intel
Closed
3
updated
Jun 02, 2021
intel/perf: update configs
!10930
· created
May 21, 2021
by
Lionel Landwerlin
ANV
i965
intel
iris
Closed
4
updated
May 26, 2021
i965: Use translate_tex_format to translate the mesa format
!10664
· created
May 06, 2021
by
Rohan Garg
i965
Closed
3
updated
Jun 28, 2021
intel: use common wrappers for DRM_IOCTL_I915_GETPARAM across all intel drivers
!10307
· created
Apr 18, 2021
by
Eric Engestrom
ANV
i915
i915g
i965
intel
iris
Closed
5
updated
Nov 02, 2022
i965: Use current context not creation context for sync object wait.
!10122
· created
Apr 09, 2021
by
Eliot Courtney
i965
Closed
25
updated
Nov 02, 2022
intel: Move compression / hiz disabling into isl
!9582
· created
Mar 13, 2021
by
Jordan Justen
ANV
ISL
i965
iris
Closed
4
updated
May 12, 2021
i965: move ARB_shader_draw_parameters to gen6+
!8430
· created
Jan 11, 2021
by
Dave Airlie
i965
Closed
4
updated
Nov 14, 2022
intel/gemxml: move blitter command to render on gen4/5
!8195
· created
Dec 22, 2020
by
Dave Airlie
i965
intel
Closed
3
updated
Dec 22, 2021
RFC: intel: handle float atomics in various places
!7589
· created
Nov 12, 2020
by
Marcin Ślusarz
ANV
i965
intel-fs
intel-vec4
iris
Closed
1
updated
May 13, 2021
Draft: WIP intel: optimize compute workgroup sizes
!6264
· created
Aug 10, 2020
by
Marcin Ślusarz
ANV
i965
intel-fs
iris
Closed
7
updated
Aug 10, 2023
i965: Replace dup with fcntl(..., F_DUPFD_CLOEXEC, 3)
!5332
· created
Jun 04, 2020
by
WGH
master
i965
Closed
8
updated
Jun 06, 2020
iris: Implement ARB_compute_variable_group_size (push constant way)
!4271
· created
Mar 21, 2020
by
Caio Oliveira
master
i965
intel-fs
iris
Closed
28
updated
Apr 30, 2020
tree-wide: replace `strerror(errno)` with `%m`
!3864
· created
Feb 18, 2020
by
Eric Engestrom
master
EGL
GLX
etnaviv
freedreno
gallium
i965
iris
mesa
nouveau
util
virgl
vulkan
Closed
1
9
updated
Feb 20, 2020
i965 debug message fixes
!3837
· created
Feb 16, 2020
by
p
i965
Closed
11
updated
Nov 02, 2022
i965: Handle logic operations on non-UNORM formats on Haswell.
!3584
· created
Jan 27, 2020
by
Kenneth Graunke
i965
Closed
2
updated
Dec 16, 2021
anv+iris+i965: handle platforms without a HW detiler
!3497
· created
Jan 21, 2020
by
Eric Engestrom
master
ANV
i965
iris
Closed
18
updated
Feb 02, 2020
Prev
1
2
3
4
Next