Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
18
Merged
279
Closed
75
All
372
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
nir: add heuristic for instructions in loops with GCM
!12064
· created
Jul 26, 2021
by
Timothy Arceri
NIR
i965
iris
Merged
23
updated
Aug 27, 2021
intel: Use env_var_as_boolean for INTEL_NO_HW
!12007
· created
Jul 21, 2021
by
Nanley Chery
ANV
crocus
docs
i915
i965
iris
Merged
10
updated
Aug 24, 2021
mesa/radeonsi: fix implicit derivatives + kil interactions in ARB fp shaders
!11972
· created
Jul 20, 2021
by
Pierre-Eric Pelloux-Prayer
i965
mesa
radeonsi
Merged
6
updated
Jul 28, 2021
intel: Misc. devinfo cleanups
!11861
· created
Jul 13, 2021
by
Faith Ekstrand
ANV
crocus
i965
intel
intel-fs
iris
Merged
7
updated
Jul 14, 2021
i965: Explicitly abort instead of exiting on batch failure
!11813
· created
Jul 10, 2021
by
Liam White
i965
Merged
1
4
updated
Jul 29, 2021
meson: Make prefer-{crocus,iris} always take effect
!11655
· created
Jun 30, 2021
by
Adam Jackson
crocus
i965
iris
meson
Merged
2
updated
Jul 02, 2021
mesa: don't crash on incorrect texture use
!11603
· created
Jun 25, 2021
by
Timothy Arceri
i965
iris
mesa
radeonsi
Merged
5
updated
Jun 30, 2021
i965: fix regression in pipe control on g45
!11519
· created
Jun 22, 2021
by
Dave Airlie
i965
Merged
1
updated
Jun 26, 2021
i915 and i965: Prevent invalid framebuffer usage
!11459
· created
Jun 18, 2021
by
Philippe Normand
i915
i965
Merged
1
2
updated
Nov 06, 2021
mesa: add pipe_sampler_state translation from st/mesa, optimize mutexes, rewrite glTexEnv(*_LOD_BIAS)
!11339
· created
Jun 12, 2021
by
Marek Olšák
i915
i965
mesa
r100
r200
Merged
24
updated
Jun 27, 2021
i965: Use nir_lower_passthrough_edgeflags
!11313
· created
Jun 11, 2021
by
Faith Ekstrand
i965
intel-vec4
Merged
4
updated
Jun 11, 2021
intel/nir,i965: Move HW generation check for UBO pushing to i965
!11145
· created
Jun 02, 2021
by
Faith Ekstrand
i965
intel-fs
intel-vec4
Merged
4
updated
Jun 09, 2021
i965 and iris: Don't advertise Y-tiled modifiers for scanout buffers on Gfx8-
!10907
· created
May 20, 2021
by
Kenneth Graunke
i965
iris
Merged
3
updated
May 31, 2021
intel: simplify is_haswell checks
!10810
· created
May 14, 2021
by
Marcin Ślusarz
ANV
ISL
i965
intel-fs
intel-vec4
iris
Merged
1
2
updated
Jun 25, 2021
android: intel build fixes w18
!10718
· created
May 09, 2021
by
maurossi
android
i965
intel
Merged
1
updated
Jun 03, 2021
i965: support only color formats with memory objects
!10646
· created
May 05, 2021
by
Tapani Pälli
i965
Merged
5
updated
May 06, 2021
intel/fs: Don't use pixel_z for Gen4-5 source_depth_to_render_target
!10596
· created
May 03, 2021
by
Faith Ekstrand
master
i965
intel-fs
Merged
1
updated
May 04, 2021
intel/eu: Set msg_control properly for SIMD8 FB fetch
!10588
· created
May 03, 2021
by
Faith Ekstrand
master
i965
intel-fs
iris
Merged
2
updated
May 03, 2021
meson: Add "amber" option for automatic LTS build configuration
!10557
· created
Apr 30, 2021
by
Adam Jackson
staging/21.3
ANV
GLVND
i915
i915g
i965
loader
mesa
meson
Merged
1
36
updated
Aug 29, 2022
intel/compiler: Add common function for CS dispatch info
!10504
· created
Apr 28, 2021
by
Caio Oliveira
master
ANV
i965
intel
intel-fs
iris
Merged
25
updated
May 04, 2021
Prev
1
2
3
4
5
6
…
14
Next