Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
126
Merged
1,868
Closed
358
All
2,352
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Label priority
nir: add new opcodes to map new v71 packing/conversion instructions
!25726
· created
Oct 14, 2023
by
Alejandro Piñeiro
NIR
v3d
v3dv
Merged
12
updated
Nov 20, 2023
rusticl: basic DPCPP/SyCL support
!25701
· created
Oct 13, 2023
by
Karol Herbst
NIR
Rusticl
SPIR-V
Merged
5
updated
Nov 20, 2023
nir: Workaround MSVC internal compiler error for ARM64 build
!25691
· created
Oct 12, 2023
by
Giancarlo Devich
NIR
Merged
5
updated
Oct 31, 2023
nir/opt_algebraic: Optimize LLVM booleans
!25687
· created
Oct 12, 2023
by
Alyssa Rosenzweig
Needs merge
NIR
Merged
5
updated
Oct 13, 2023
spirv: Don't use libclc for rotate
!25660
· created
Oct 11, 2023
by
Christian Gmeiner
NIR
Rusticl
Merged
7
updated
Jan 16, 2024
nir/print: Decode system values in the variable declarations.
!25647
· created
Oct 10, 2023
by
Emma Anholt
NIR
Merged
1
updated
Oct 12, 2023
nir: Fixes/improvements for OpenCL
!25625
· created
Oct 09, 2023
by
Alyssa Rosenzweig
Needs merge
NIR
Merged
1
6
updated
Oct 12, 2023
nir: fixes for `nir_lower_tex`
!25621
· created
Oct 09, 2023
by
Antonino Maniscalco
NIR
Merged
5
updated
Oct 09, 2023
nir/linking_helpers: remove varying accesses in nir_remove_unused_io_vars
!25590
· created
Oct 06, 2023
by
Rhys Perry
NIR
RADV
19
updated
Apr 17, 2024
nir/lower_fp16_casts,radv,intel/compiler: add and use option to split fp64 casts
!25566
· created
Oct 05, 2023
by
Rhys Perry
NIR
RADV
intel
radeonsi
Merged
5
updated
Jan 24, 2024
intel-clc: fix issues for LLVM 17
!25536
· created
Oct 04, 2023
by
Dave Airlie
NIR
OpenCL
intel
Merged
2
24
updated
Nov 27, 2023
nir/lower_subgroups: use intrinsic builder more
!25501
· created
Oct 02, 2023
by
Georg Lehmann
NIR
Merged
2
updated
Oct 03, 2023
Write your NIR passes in OpenCL! GenXML inside shaders! Extravaganza
!25498
· created
Oct 02, 2023
by
Alyssa Rosenzweig
Needs merge
NIR
SPIR-V
asahi
Merged
69
updated
Feb 15, 2024
asahi: Oct 1 sync - layered rendering & perf improvements
!25497
· created
Oct 01, 2023
by
Alyssa Rosenzweig
Needs merge
NIR
asahi
meson
Closed
4
updated
Oct 01, 2023
aco,nir: improve/fix zero texel offset optimization
!25477
· created
Sep 29, 2023
by
Rhys Perry
ACO
NIR
Merged
4
updated
Oct 06, 2023
compiler/types: Flip wrapping of basic type querying functions
!25470
· created
Sep 29, 2023
by
Caio Oliveira
GLSL
NIR
Rusticl
meson
Merged
5
updated
Mar 26, 2024
nir: scalarize masked_swizzle_amd created from shuffle_xor
!25468
· created
Sep 29, 2023
by
Georg Lehmann
NIR
Merged
7
updated
Oct 02, 2023
nir: Fix out-of-bounds access in ntt_emit_store_output()
!25446
· created
Sep 28, 2023
by
liu cong
NIR
TGSI
gallium
0
updated
Oct 06, 2023
compiler/types: Remove C++ specific syntax
!25445
· created
Sep 27, 2023
by
Caio Oliveira
GLSL
NIR
Merged
5
updated
Sep 28, 2023
radv,ac/nir,nir: ASan/UBSan fixes
!25432
· created
Sep 27, 2023
by
Rhys Perry
AMD common
NIR
RADV
Merged
3
updated
Oct 23, 2023
Prev
1
…
7
8
9
10
11
12
13
14
15
…
118
Next