Skip to content
Snippets Groups Projects

[ADL-P][ADL_M] KMS tests - dmesg-warn/dmesg-fail - *ERROR* CPU pipe A FIFO underrun: (port|soft),transcoder,

    • Closed Issue created by LAKSHMINARAYANA VUDUM @l4kshmi

    https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10170/re-adlp-pub1/igt@kms_cursor_legacy@basic-busy-flip-before-cursor-atomic.html#dmesg-warnings254

    <6> [180.687858] [IGT] kms_cursor_legacy: starting subtest basic-busy-flip-before-cursor-atomic
<7> [180.692138] [drm:drm_mode_addfb2] [FB:294]
<7> [180.781068] [drm:drm_mode_addfb2] [FB:295]
<7> [180.782394] i915 0000:00:02.0: [drm:intel_dp_compute_config [i915]] DP link computation with max lane count 4 max rate 540000 max bpp 24 pixel clock 594000KHz
<7> [180.782503] i915 0000:00:02.0: [drm:intel_dp_compute_config [i915]] Force DSC en = 0
<7> [180.782582] i915 0000:00:02.0: [drm:intel_dp_compute_config [i915]] DP lane count 4 clock 540000 bpp 24
<7> [180.782655] i915 0000:00:02.0: [drm:intel_dp_compute_config [i915]] DP link rate required 1782000 available 2160000
<7> [180.782727] i915 0000:00:02.0: [drm:intel_atomic_check [i915]] hw max bpp: 36, pipe bpp: 24, dithering: 0
<7> [180.782805] i915 0000:00:02.0: [drm:intel_ddi_compute_config_late [i915]] [ENCODER:235:DDI B/PHY B] [CRTC:80:pipe A]
<7> [180.782916] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:76:cursor A]   level  wm0, wm1, wm2, wm3, wm4, wm5, wm6, wm7, twm, swm, stwm -> *wm0,*wm1,*wm2,*wm3,*wm4,*wm5, wm6, wm7,*twm,*swm,*stwm
<7> [180.782965] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:76:cursor A]   lines    0,   0,   0,   0,   0,   0,   0,   0,   0,   0,    0 ->    8,   3,   6,  12,  21,  21,   0,   0,   0,   8,    0
<7> [180.783013] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:76:cursor A]  blocks    0,   0,   0,   0,   0,   0,   0,   0,   0,   0,    0 ->   16,   7,  13,  25,  43,  43,   0,   0,  30,  16,   30
<7> [180.783059] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [PLANE:76:cursor A] min_ddb    0,   0,   0,   0,   0,   0,   0,   0,   0,   0,    0 ->   19,   9,  16,  29,  49,  49,   0,   0,  31,  19,   31
<7> [180.783109] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] [CRTC:80:pipe A] enable: yes [fastset]
<7> [180.783185] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] active: yes, output_types: DP (0x80), output format: RGB
<7> [180.783259] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] cpu_transcoder: A, pipe bpp: 24, dithering: 0
<7> [180.783334] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] MST master transcoder: <invalid>
<7> [180.783404] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] port sync: master transcoder: <invalid>, slave transcoder bitmask = 0x0
<7> [180.783530] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] bigjoiner: no
<7> [180.783599] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] splitter: disabled, link count 0, overlap 0
<7> [180.783666] i915 0000:00:02.0: [drm:intel_dump_m_n_config.isra.68 [i915]] dp m_n: lanes: 4; gmch_m: 6920601, gmch_n: 8388608, link_m: 1153433, link_n: 1048576, tu: 64
<7> [180.783738] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] audio: 1, infoframes: 0, infoframes enabled: 0x0
<7> [180.783808] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] vrr: no, vmin: 0, vmax: 0, pipeline full: 0, guardband: 0 flipline: 0, vmin vblank: -1, vmax vblank: -2
<7> [180.783874] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] requested mode:
<7> [180.783939] [drm:drm_mode_debug_printmodeline] Modeline "3840x2160": 60 594000 3840 4016 4104 4400 2160 2168 2178 2250 0x48 0x5
<7> [180.783944] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] adjusted mode:
<7> [180.784008] [drm:drm_mode_debug_printmodeline] Modeline "3840x2160": 60 594000 3840 4016 4104 4400 2160 2168 2178 2250 0x48 0x5
<7> [180.784011] i915 0000:00:02.0: [drm:intel_dump_crtc_timings [i915]] crtc timings: 594000 3840 4016 4104 4400 2160 2168 2178 2250, type: 0x48 flags: 0x5
<7> [180.784076] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] pipe mode:
<7> [180.784140] [drm:drm_mode_debug_printmodeline] Modeline "3840x2160": 60 594000 3840 4016 4104 4400 2160 2168 2178 2250 0x40 0x5
<7> [180.784143] i915 0000:00:02.0: [drm:intel_dump_crtc_timings [i915]] crtc timings: 594000 3840 4016 4104 4400 2160 2168 2178 2250, type: 0x40 flags: 0x5
<7> [180.784207] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] port clock: 540000, pipe src size: 3840x2160, pixel rate 594000
<7> [180.784273] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] linetime: 60, ips linetime: 0
<7> [180.784341] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] num_scalers: 2, scaler_users: 0x0, scaler_id: -1
<7> [180.784408] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] pch pfit: 0x0+0+0, disabled, force thru: no
<7> [180.784487] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] ips: 0, double wide: 0
<7> [180.784552] i915 0000:00:02.0: [drm:icl_dump_hw_state [i915]] dpll_hw_state: cfgcr0: 0x1c001a5, cfgcr1: 0x48, mg_refclkin_ctl: 0x0, hg_clktop2_coreclkctl1: 0x0, mg_clktop2_hsclkctl: 0x0, mg_pll_div0: 0x0, mg_pll_div2: 0x0, mg_pll_lf: 0x0, mg_pll_frac_lock: 0x0, mg_pll_ssc: 0x0, mg_pll_bias: 0x0, mg_pll_tdc_coldst_bias: 0x0
<7> [180.784631] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] csc_mode: 0x0 gamma_mode: 0x0 gamma_enable: 0 csc_enable: 0
<7> [180.784703] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] degamma lut: 0 entries, gamma lut: 0 entries
<7> [180.784773] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] [PLANE:31:plane 1A] fb: [FB:294] 3840x2160 format = XR24 little-endian (0x34325258) modifier = 0x0, visible: yes
<7> [180.784846] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] 	rotation: 0x1, scaler: -1
<7> [180.784914] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] 	src: 3840.000000x2160.000000+0.000000+0.000000 dst: 3840x2160+0+0
<7> [180.784981] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] [PLANE:40:plane 2A] fb: [NOFB], visible: no
<7> [180.785046] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] [PLANE:49:plane 3A] fb: [NOFB], visible: no
<7> [180.785111] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] [PLANE:58:plane 4A] fb: [NOFB], visible: no
<7> [180.785178] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] [PLANE:67:plane 5A] fb: [NOFB], visible: no
<7> [180.785247] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] [PLANE:76:cursor A] fb: [FB:295] 64x64 format = AR24 little-endian (0x34325241) modifier = 0x0, visible: yes
<7> [180.785313] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] 	rotation: 0x1, scaler: -1
<7> [180.785377] i915 0000:00:02.0: [drm:intel_dump_pipe_config [i915]] 	src: 64.000000x64.000000+0.000000+0.000000 dst: 64x64+0+0
<7> [180.787425] i915 0000:00:02.0: [drm:__intel_fbc_disable [i915]] Disabling FBC on pipe A
<7> [180.803290] i915 0000:00:02.0: [drm:verify_connector_state [i915]] [CONNECTOR:236:DP-1]
<7> [180.803402] i915 0000:00:02.0: [drm:intel_atomic_commit_tail [i915]] [CRTC:80:pipe A]
<7> [180.803578] i915 0000:00:02.0: [drm:intel_ddi_read_func_ctl [i915]] [ENCODER:235:DDI B/PHY B] Fec status: 0
<7> [180.803675] i915 0000:00:02.0: [drm:verify_single_dpll_state.isra.99 [i915]] DPLL 0
<7> [180.804008] i915 0000:00:02.0: [drm:i915_fifo_underrun_reset_write [i915]] Re-arming FIFO underruns on pipe A
<3> [180.804122] i915 0000:00:02.0: [drm] *ERROR* CPU pipe A FIFO underrun: port,transcoder,
<7> [180.804121] i915 0000:00:02.0: [drm:intel_fbc_reset_underrun [i915]] Re-allowing FBC after fifo underrun
<7> [180.820644] [drm:eb_lookup_vmas [i915]] EINVAL at eb_validate_vma:504
<6> [180.850927] [IGT] kms_cursor_legacy: exiting, ret=98
<6> [180.851774] Console: switching to colour frame buffer device 480x135
    Edited by Tejasree Illipilli
    To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information

    Child items 0

    • No child items are currently assigned. Use child items to break down this issue into smaller parts.

    Activity

    Please register or sign in to reply