Skip to content

igt@api_intel_bb@render-ccs - incomplete - Received signal SIGSEGV.

https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9163/shard-tglb1/igt@api_intel_bb@render-ccs.html

<6> [884.947178] Console: switching to colour dummy device 80x25
<6> [884.947231] [IGT] api_intel_bb: executing
<6> [884.950593] [IGT] api_intel_bb: starting subtest render-ccs
<7> [885.381945] i915 0000:00:02.0: [drm:intel_fbc_enable [i915]] reserved 16588800 bytes of contiguous stolen space for FBC, threshold: 1
<7> [885.381995] i915 0000:00:02.0: [drm:intel_fbc_enable [i915]] Enabling FBC on pipe A
<7> [885.393740] i915 0000:00:02.0: [drm:__intel_fbc_disable [i915]] Disabling FBC on pipe A
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information