Skip to content

igt@api_intel_bb@render-ccs - incomplete - Received signal SIGSEGV.

https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9040/shard-skl2/igt@api_intel_bb@render-ccs.html

Starting subtest: render-ccs
Received signal SIGSEGV.
Stack trace:
Edited by LAKSHMINARAYANA VUDUM
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information