Skip to content
Snippets Groups Projects

igt@i915_module_load@load - incomplete - flip_done timed out

    • Closed Issue created by Vinay Kumar @Vinay

    https://gfx-ci.igk.intel.com/cibuglog-ng/testresult/2147231186?query_key=11e5dc4caa3dd657f55dae6da7f841166a017553

    <7> [37.164067] i915 0000:00:02.0: [drm:intel_tc_port_reset_mode [i915]] Port F/TC#3: TC port mode reset (tbt-alt -> disconnected)
<7> [37.164040] i915 0000:00:02.0: [drm:intel_tc_port_reset_mode [i915]] Port G/TC#4: TC port mode reset (tbt-alt -> disconnected)
<7> [37.164068] i915 0000:00:02.0: [drm:intel_tc_port_reset_mode [i915]] Port D/TC#1: TC port mode reset (tbt-alt -> disconnected)
<7> [37.164070] i915 0000:00:02.0: [drm:intel_tc_port_reset_mode [i915]] Port E/TC#2: TC port mode reset (tbt-alt -> disconnected)
<7> [39.660696] i915 0000:00:02.0: [drm:intel_pps_vdd_off_sync_unlocked [i915]] [ENCODER:240:DDI A/PHY A] PPS 0 turning VDD off
<7> [39.661437] i915 0000:00:02.0: [drm:intel_pps_vdd_off_sync_unlocked [i915]] [ENCODER:240:DDI A/PHY A] PPS 0 PP_STATUS: 0x80000008 PP_CONTROL: 0x00000067
<3> [47.211128] i915 0000:00:02.0: [drm] *ERROR* [CRTC:82:pipe A] flip_done timed out
<7> [47.211158] i915 0000:00:02.0: [drm:intel_psr_post_plane_update [i915]] Enabling PSR2
<7> [47.212491] i915 0000:00:02.0: [drm:intel_pps_vdd_on_unlocked [i915]] [ENCODER:240:DDI A/PHY A] PPS 0 turning VDD on
<7> [47.213142] i915 0000:00:02.0: [drm:intel_pps_vdd_on_unlocked [i915]] [ENCODER:240:DDI A/PHY A] PPS 0 PP_STATUS: 0x80000008 PP_CONTROL: 0x0000006f
<7> [47.216119] i915 0000:00:02.0: [drm:verify_connector_state [i915]] [CONNECTOR:241:eDP-1]
<7> [47.216509] i915 0000:00:02.0: [drm:intel_modeset_verify_crtc [i915]] [CRTC:82:pipe A]
<7> [47.218013] i915 0000:00:02.0: [drm:intel_edp_fixup_vbt_bpp [i915]] pipe has 30 bpp for eDP panel, overriding BIOS-provided max 24 bpp
<6> [47.219804] Console: switching to colour frame buffer device 240x75
<7> [49.771260] i915 0000:00:02.0: [drm:intel_pps_vdd_off_sync_unlocked [i915]] [ENCODER:240:DDI A/PHY A] PPS 0 turning VDD off
<7> [49.772040] i915 0000:00:02.0: [drm:intel_pps_vdd_off_sync_unlocked [i915]] [ENCODER:240:DDI A/PHY A] PPS 0 PP_STATUS: 0x80000008 PP_CONTROL: 0x00000067
<3> [57.262574] i915 0000:00:02.0: [drm] *ERROR* flip_done timed out
<3> [57.262584] i915 0000:00:02.0: [drm] *ERROR* [CRTC:82:pipe A] commit wait timed out
<3> [67.416843] i915 0000:00:02.0: [drm] *ERROR* flip_done timed out
<3> [67.416854] i915 0000:00:02.0: [drm] *ERROR* [CONNECTOR:241:eDP-1] commit wait timed out
<3> [77.635575] i915 0000:00:02.0: [drm] *ERROR* flip_done timed out
<3> [77.635584] i915 0000:00:02.0: [drm] *ERROR* [PLANE:32:plane 1A] commit wait timed out
<3> [87.865672] i915 0000:00:02.0: [drm] *ERROR* [CRTC:82:pipe A] flip_done timed out
<6> [87.872998] i915 0000:00:02.0: [drm] fb0: i915drmfb frame buffer device
<7> [87.894632] i915 0000:00:02.0: [drm:intel_display_driver_register [i915]] i915 display info: display version: 14
<7> [87.894939] i915 0000:00:02.0: [drm:intel_display_driver_register [i915]] i915 display info: display stepping: C0
<7> [87.895156] i915 0000:00:02.0: [drm:intel_display_driver_register [i915]] i915 display info: cursor_needs_physical: no
<7> [87.895360] i915 0000:00:02.0: [drm:intel_display_driver_register [i915]] i915 display info: has_cdclk_crawl: yes
<7> [87.895577] i915 0000:00:02.0: [drm:intel_display_driver_register [i915]] i915 display info: has_cdclk_squash: yes
<7> [87.895787] i915 0000:00:02.0: [drm:intel_display_driver_register [i915]] i915 display info: has_ddi: yes
<7> [87.895994] i915 0000:00:02.0: [drm:intel_display_driver_register [i915]] i915 display info: has_dp_mst: yes
<7> [87.896175] i915 0000:00:02.0: [drm:intel_display_driver_register [i915]] i915 display info: has_dsb: yes
<7> [87.896319] i915 0000:00:02.0: [drm:intel_display_driver_register [i915]] i915 display info: has_fpga_dbg: yes
    To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information

    Child items 0

    • No child items are currently assigned. Use child items to break down this issue into smaller parts.

    Activity

    Please register or sign in to reply