Skip to content
GitLab
Explore
Sign in
Register
Sagar Ghuge
mesa
Repository
Branches
Overview
Active
Stale
All
review/fix_urb_disasm
5211e440
·
intel/disasm: Fix cache load/store disassembly for URB messages
·
Apr 22, 2024
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
review/fix_frontface
dd4abc1e
·
intel/brw: Capture frontface result in 32-bit register
·
Apr 10, 2024
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
review/xe_fix
5775bc0c
·
anv/xe: Consider pat_index while unbinding the bo
·
Mar 01, 2024
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
review/urb_refactor
73d98848
·
intel/compiler: Xe2+ can do URB load/store with a byte offset
·
Mar 01, 2024
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
review/decoder
30ecf718
·
intel/decoder: Skip surface state dump if pointer is zero
·
Feb 29, 2024
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
main
6825902b
·
treewide: use ralloc_memdup
·
Feb 26, 2024
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
review/cache_flush_fix_image_test
8bcdde48
·
anv: Flush dataport cache
·
Feb 21, 2024
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
temp
ccef0856
·
anv: Implement VK_AMD_texture_gather_bias_lod
·
Feb 12, 2024
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
review/ken_tcs_patch_reversed
0d3199c3
·
intel: Switch to "reversed" tessellation patch header layouts
·
Feb 08, 2024
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar