Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
12
Merged
94
Closed
13
All
119
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Label priority
anv: reduce cpu overhead for draw command recording
!18637
· created
Sep 16, 2022
by
Mike Blumenkrantz
ANV
difficulty: easy
performance
Merged
1
17
updated
Oct 05, 2022
turnip: LRZ fixes for zink
!18606
· created
Sep 14, 2022
by
Emma Anholt
performance
turnip
zink
Merged
15
updated
Sep 15, 2022
turnip: Only emit descriptor loads for active stages in the pipeline.
!18562
· created
Sep 13, 2022
by
Emma Anholt
performance
turnip
Merged
3
updated
Sep 13, 2022
turnip: Avoid the old-descriptors memcpy on CmdPushDescriptorSetWithTemplate.
!18561
· created
Sep 12, 2022
by
Emma Anholt
performance
turnip
zink
Merged
21
updated
Sep 16, 2022
radv: reduce cpu overhead of draw command recording
!18499
· created
Sep 08, 2022
by
Mike Blumenkrantz
RADV
performance
Closed
2
65
updated
Jun 05, 2023
mesa: Lower mediump temps and CS shared when the driver supports FP16+INT16.
!18452
· created
Sep 07, 2022
by
Emma Anholt
NIR
freedreno
mesa
performance
zink
Merged
3
updated
Sep 14, 2022
turnip: Be more generous with UBWC cross compatibility.
!18396
· created
Sep 02, 2022
by
Emma Anholt
performance
turnip
1
5
updated
Nov 02, 2022
zink: gfxbench CS fixes
!18374
· created
Sep 01, 2022
by
Emma Anholt
performance
turnip
zink
Merged
2
updated
Sep 08, 2022
zink: only set mutable when needed
!18358
· created
Aug 31, 2022
by
Mike Blumenkrantz
performance
zink
Merged
15
updated
Oct 12, 2022
turnip: Make sure bandwidth config per pixel starts from 0.
!18352
· created
Aug 31, 2022
by
Emma Anholt
performance
turnip
zink
Merged
3
updated
Aug 31, 2022
turnip+mesa: Lower mediump temps (and turnip CS shared mem) to 16-bit
!18259
· created
Aug 25, 2022
by
Emma Anholt
NIR
SPIR-V
mesa
performance
turnip
Merged
26
updated
Oct 12, 2022
turnip: Treating non-d/s-write pipelines as not having d/s feedback loops.
!18241
· created
Aug 24, 2022
by
Emma Anholt
performance
turnip
Merged
10
updated
Sep 02, 2022
turnip: Fix enabling of IB2 skipping.
!18187
· created
Aug 22, 2022
by
Emma Anholt
performance
turnip
Merged
9
updated
Aug 29, 2022
zink: 2022 refactor: part 3
!18135
· created
Aug 18, 2022
by
Mike Blumenkrantz
performance
zink
Merged
11
updated
Aug 20, 2022
turnip: sharing gmem space between attachments in separate subpasses
!17943
· created
Aug 08, 2022
by
Emma Anholt
performance
turnip
58
updated
Aug 17, 2023
tu: CP overhead reduction
!17932
· created
Aug 08, 2022
by
Emma Anholt
performance
turnip
Merged
14
updated
Aug 22, 2022
gallium/dri2: Enable {GLX_ARB,EGL_KHR}_context_flush_control
!17756
· created
Jul 26, 2022
by
Adam Jackson
EGL
GLX
gallium
performance
Merged
3
updated
Aug 01, 2022
llvmpipe: Optimize tile allocation
!17746
· created
Jul 25, 2022
by
Adam Jackson
llvmpipe
performance
Merged
15
updated
Jul 28, 2022
gallivm: Optimize single-invocation SSBO stores.
!17730
· created
Jul 24, 2022
by
Emma Anholt
llvmpipe
performance
virgl
Merged
1
updated
Jul 26, 2022
turnip: Reverse the order of walking pipes or tiles on odd rows.
!16917
· created
Jun 07, 2022
by
Emma Anholt
performance
turnip
Merged
10
updated
Jun 09, 2022
Prev
1
2
3
4
5
6
Next