Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
67
Merged
1,022
Closed
156
All
1,245
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
Draft: Intel Xe2 Compression
!28620
· created
Apr 07, 2024
by
jxzgithub
ANV
ISL
blorp
iris
77
updated
Apr 25, 2024
iris: Invalidate caches only before first Level.
!28717
· created
Apr 12, 2024
by
vickyruirui
iris
8
updated
Apr 15, 2024
iris: Rename BO_ALLOC_COHERENT to BO_ALLOC_CACHED_COHERENT
!28774
· created
Apr 16, 2024
by
José Roberto de Souza
iris
33
updated
Apr 23, 2024
rusticl: implement cl_ext_buffer_device_address
1 of 2 checklist items completed
!28785
· created
Apr 17, 2024
by
Karol Herbst
Rusticl
asahi
gallium
iris
llvmpipe
nouveau
nv50
nvc0
panfrost
radeonsi
zink
1
17
updated
Apr 27, 2024
Draft: anv/iris: new Xe2 uAPI for atomics on system memory only BOs
!28823
· created
Apr 19, 2024
by
Lionel Landwerlin
ANV
iris
2
updated
Apr 25, 2024
intel: Add support for compressed images allocation in Xe2
!28833
· created
Apr 19, 2024
by
José Roberto de Souza
ANV
intel
iris
3
updated
Apr 25, 2024
intel: Determine some gfx12 CCS properties with macros
!28942
· created
Apr 25, 2024
by
Nanley Chery
ANV
ISL
intel
iris
11
updated
Apr 26, 2024
Prev
1
2
3
4
Next