Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
18
Merged
279
Closed
75
All
372
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
WIP: spirv, i965: use variables to handle SSBO/UBOs for ARB_gl_spirv
!510
· created
Mar 22, 2019
by
Caio Oliveira
master
NIR
SPIR-V
i965
Closed
6
updated
Jun 24, 2019
Enable GCM and make opt_if_loop_last_continue() more aggressive
!502
· created
Mar 21, 2019
by
Timothy Arceri
master
ANV
NIR
i965
Closed
19
updated
Apr 08, 2019
NIR: fsat algebraic optimizations
!485
· created
Mar 19, 2019
by
Ian Romanick
master
ANV
NIR
i965
Merged
8
updated
May 14, 2019
WIP: i965: align 3DSTATE_TE emission on 3DSTATE_HS/DS
!464
· created
Mar 18, 2019
by
Lionel Landwerlin
master
i965
Closed
2
updated
Oct 10, 2019
i965: remove scaling factors from P010, P012
!441
· created
Mar 13, 2019
by
Tapani Pälli
master
i965
Merged
3
updated
Mar 14, 2019
ICL workaround 2204188704
!440
· created
Mar 12, 2019
by
Anuj Phogat
master
ANV
i965
Merged
2
updated
Mar 20, 2019
i965: Disable ARB_fragment_shader_interlock for platforms prior to GEN9
!437
· created
Mar 12, 2019
by
Plamena Manolova
master
i965
Merged
7
updated
Mar 14, 2019
Draft: i965: Fix downloads of ASTC void-extent blocks on big-core gen9
!435
· created
Mar 12, 2019
by
Nanley Chery
i965
Closed
9
updated
Feb 23, 2022
intel/fs: Fix opt_peephole_csel to not throw away saturates.
!431
· created
Mar 12, 2019
by
Kenneth Graunke
master
ANV
i965
iris
Closed
3
updated
Mar 13, 2019
NIR: Do better for flrp on platforms that lack flrp instruction
!428
· created
Mar 11, 2019
by
Ian Romanick
master
NIR
RADV
freedreno
i965
iris
radeonsi
vc4
Merged
1
9
updated
May 07, 2019
nir: Use deref instructions for UBO and SSBO access coming from GLSL
!424
· created
Mar 10, 2019
by
Faith Ekstrand
master
NIR
gallium
i965
iris
Merged
47
updated
Mar 15, 2019
nir: Add a pass to combine stores
!421
· created
Mar 08, 2019
by
Caio Oliveira
master
NIR
i965
Merged
37
updated
Mar 13, 2019
nir: Add an I/O vectorization pass
!409
· created
Mar 08, 2019
by
Faith Ekstrand
master
NIR
i965
Merged
16
updated
Mar 12, 2019
intel: Fix extract_i8 and extract_u8 for 64-bit integers
!369
· created
Mar 01, 2019
by
Ian Romanick
master
ANV
NIR
i965
iris
Closed
25
updated
Mar 28, 2019
anv,i965: Small fixes and clean-ups
!363
· created
Mar 01, 2019
by
Faith Ekstrand
master
ANV
NIR
SPIR-V
i965
Merged
8
updated
Mar 04, 2019
WIP: intel: Fix/108088: fbo blit limits
!356
· created
Feb 28, 2019
by
Sergii Romantsov
i965
7
updated
May 05, 2021
i965: Re-enable fast color clear for GEN11
!352
· created
Feb 27, 2019
by
Plamena Manolova
master
i965
Merged
55
updated
May 01, 2019
i965: Implement threaded GL support.
!351
· created
Feb 27, 2019
by
Kenneth Graunke
master
i965
Merged
1
4
updated
Mar 05, 2019
i965: Rewrite the PIPE_CONTROL handling rules
!324
· created
Feb 26, 2019
by
Kenneth Graunke
master
i965
Closed
1
updated
Mar 12, 2019
i965: Fix allow_higher_compat_version workaround limited by OpenGL 3.0
!317
· created
Feb 25, 2019
by
Yevhenii Kolesnikov
master
i965
Closed
4
updated
Feb 27, 2019
Prev
1
…
13
14
15
16
17
18
19
Next