Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
18
Merged
163
Closed
23
All
204
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Priority
Gen12 : Add support for Stencil + CCS Compression
!2344
· created
Oct 16, 2019
by
Sagar Ghuge
19.3 Branchpoint Feature Tracker
master
ISL
blorp
iris
Merged
74
updated
Oct 29, 2019
Add MCS_CCS (MCS_LCE) compression support for Gen12
!2302
· created
Oct 10, 2019
by
Sagar Ghuge
19.3 Branchpoint Feature Tracker
master
ISL
blorp
iris
Merged
15
updated
Oct 28, 2019
initial gen12 isl and related xml reworks
!2048
· created
Sep 19, 2019
by
Jordan Justen
19.3 Branchpoint Feature Tracker
master
ANV
ISL
iris
Merged
28
updated
Oct 17, 2019
gen12 aux map support
!1862
· created
Sep 03, 2019
by
Jordan Justen
19.3 Branchpoint Feature Tracker
master
ANV
ISL
iris
Merged
77
updated
Oct 28, 2019
intel: Implement Gen12 workaround for array textures of size 1
!3362
· created
Jan 13, 2020
by
Lionel Landwerlin
Mesa 20.0 Branchpoint
master
ANV
ISL
intel-fs
iris
Merged
24
updated
Jan 26, 2020
Revert "intel/isl/xe2: Disable route of Sampler LD message to LSC"
!29013
· created
May 01, 2024
by
Sagar Ghuge
ISL
Closed
1
updated
May 01, 2024
intel: Determine some gfx12 CCS properties with macros
!28942
· created
Apr 25, 2024
by
Nanley Chery
ANV
ISL
intel
iris
11
updated
Apr 29, 2024
Intel: Xe2 Compression - MCS Part
!28919
· created
Apr 25, 2024
by
jxzgithub
ISL
blorp
4
updated
May 01, 2024
isl: Set MOCS to uncached for Gfx12.0 blitter sources/destinations
!28894
· created
Apr 24, 2024
by
Kenneth Graunke
ISL
iris
Merged
6
updated
Apr 30, 2024
isl: Update shader channel select for missing components
!28791
· created
Apr 18, 2024
by
Sagar Ghuge
ISL
Merged
29
updated
Apr 24, 2024
intel/isl: Disable miptails to align LODs for CCS WA
!28703
· created
Apr 11, 2024
by
Nanley Chery
ISL
Merged
6
updated
Apr 30, 2024
isl: Enable compression for depth/stencil resources on Gen12.0
!28646
· created
Apr 09, 2024
by
Rohan Garg
ISL
41
updated
Apr 25, 2024
Draft: Intel Xe2 Compression
!28620
· created
Apr 07, 2024
by
jxzgithub
ANV
ISL
blorp
iris
89
updated
May 02, 2024
isl: set NullPageCoherencyEnable for depth/stencil sparse surfaces
!28611
· created
Apr 06, 2024
by
Lionel Landwerlin
ANV
ISL
Merged
4
updated
Apr 09, 2024
docs: fix a bunch of issues
!28499
· created
Apr 01, 2024
by
Eric Engestrom
ISL
NIR
docs
Merged
3
updated
Apr 07, 2024
Draft: isl: prefer tile64 with 2D depth/stencil buffers for performance
!28302
· created
Mar 20, 2024
by
Tapani Pälli
ISL
23
updated
Apr 23, 2024
intel/isl: Use Tile64 to align images for CCS WA
!28284
· created
Mar 19, 2024
by
Nanley Chery
ISL
Merged
15
updated
Apr 29, 2024
meson,amd,intel,nouveau: remove redundant inc gallium
!28230
· created
Mar 17, 2024
by
Yonggang Luo
ISL
NAK
NVK
RADV
meson
Merged
7
updated
Mar 28, 2024
isl: Pick a better initial state for zeroed MCS
!27881
· created
Feb 29, 2024
by
Nanley Chery
ISL
Merged
1
updated
Mar 01, 2024
iris: Don't memset CCS on integrated gfx12
!27835
· created
Feb 27, 2024
by
Nanley Chery
ISL
iris
Merged
2
updated
Mar 04, 2024
Prev
1
2
3
4
5
…
11
Next