Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
19
Merged
163
Closed
23
All
205
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
LNL 3DSTATE_* programming updates
!26600
· created
Dec 08, 2023
by
Rohan Garg
ANV
ISL
blorp
intel
iris
Closed
1
16
updated
Dec 18, 2023
isl: drop AUX-TT CCS alignment with INTEL_DEBUG=noccs
!26644
· created
Dec 12, 2023
by
Lionel Landwerlin
ISL
Merged
2
updated
Dec 13, 2023
intel/xe2: Add RENDER_SURFACE_STATE
!26801
· created
Dec 22, 2023
by
José Roberto de Souza
ANV
ISL
intel
iris
Merged
1
12
updated
Jan 02, 2024
anv: re-introduce BO CCS allocations
!26822
· created
Dec 27, 2023
by
Lionel Landwerlin
ANV
ISL
Merged
88
updated
Feb 12, 2024
isl: implement Wa_22015614752
!26890
· created
Jan 04, 2024
by
Lionel Landwerlin
ISL
Merged
6
updated
Feb 27, 2024
intel/isl/xe2: Disable route of Sampler LD message to LSC
!27016
· created
Jan 11, 2024
by
José Roberto de Souza
ISL
intel
Merged
3
updated
Jan 12, 2024
isl,blorp,anv: introduce ISL_TILING_64_XE2 for Xe2+ platforms
!27113
· created
Jan 17, 2024
by
Rohan Garg
ANV
ISL
blorp
iris
Merged
27
updated
Jan 24, 2024
intel/compiler: Add intel_shader_enums.h file and rename some symbols
!27475
· created
Feb 05, 2024
by
Caio Oliveira
ANV
ISL
NIR
blorp
crocus
hasvk
intel
intel-fs
intel-vec4
iris
Merged
4
updated
Feb 15, 2024
intel/compiler: Change name of some common bits from BRW to INTEL
!27644
· created
Feb 15, 2024
by
Caio Oliveira
ANV
ISL
blorp
crocus
hasvk
intel
intel-fs
intel-vec4
iris
meson
Merged
1
updated
Feb 16, 2024
iris: Don't memset CCS on integrated gfx12
!27835
· created
Feb 27, 2024
by
Nanley Chery
ISL
iris
Merged
2
updated
Mar 04, 2024
isl: Pick a better initial state for zeroed MCS
!27881
· created
Feb 29, 2024
by
Nanley Chery
ISL
Merged
1
updated
Mar 01, 2024
meson,amd,intel,nouveau: remove redundant inc gallium
!28230
· created
Mar 17, 2024
by
Yonggang Luo
ISL
NAK
NVK
RADV
meson
Merged
7
updated
Mar 28, 2024
intel/isl: Use Tile64 to align images for CCS WA
!28284
· created
Mar 19, 2024
by
Nanley Chery
ISL
Merged
15
updated
May 03, 2024
Draft: isl: prefer tile64 with 2D depth/stencil buffers for performance
!28302
· created
Mar 20, 2024
by
Tapani Pälli
ISL
23
updated
Apr 23, 2024
docs: fix a bunch of issues
!28499
· created
Apr 01, 2024
by
Eric Engestrom
ISL
NIR
docs
Merged
3
updated
Apr 07, 2024
isl: set NullPageCoherencyEnable for depth/stencil sparse surfaces
!28611
· created
Apr 06, 2024
by
Lionel Landwerlin
ANV
ISL
Merged
4
updated
Apr 09, 2024
Draft: Intel Xe2 Compression
!28620
· created
Apr 07, 2024
by
jxzgithub
ANV
ISL
blorp
iris
119
updated
May 08, 2024
isl: Enable compression for depth/stencil resources on Gen12.0
!28646
· created
Apr 09, 2024
by
Rohan Garg
ISL
45
updated
May 08, 2024
intel/isl: Disable miptails to align LODs for CCS WA
!28703
· created
Apr 11, 2024
by
Nanley Chery
ISL
Merged
6
updated
Apr 30, 2024
isl: Update shader channel select for missing components
!28791
· created
Apr 18, 2024
by
Sagar Ghuge
ISL
Merged
29
updated
Apr 24, 2024
Prev
1
…
6
7
8
9
10
11
Next