intel: gen12 workaround pipe controls with post sync in compute mode
Turns out we have exactly the same workaround in Iris for Gen9.
We're missing it in Anv for Gen9.
Turns out we have exactly the same workaround in Iris for Gen9.
We're missing it in Anv for Gen9.