Skip to content

radeonsi/vcn: refine vcn4 av1 encoding tile processing logic

Ruijing Dong requested to merge rdong/mesa-rdong-2021:tile_logic_refine_vcn4 into main

What does this MR do and why?

radeonsi/vcn: refine vcn4 av1 encoding tile processing logic

Av1 encoding tile processing logic in vcn4 updated to 
avoid problems caused by tile processing logic in vcn4.

Signed-off-by: Ruijing Dong <ruijing.dong@amd.com>

Merge request reports