Skip to content

iris: Load 32-bit MMIO PREDICATE register from buffer

Sagar Ghuge requested to merge sagarghuge/mesa:review/fix_mi_load into main

What does this MR do and why?

We are writing 32-bit register value to buffer and were reading back
64-bit value back into two register. We don't need to read the second
register in this case.

Merge request reports