intel/compiler: skip creating a channel mask when doing URB loads
What does this MR do and why?
intel/compiler: skip creating a channel mask when doing URB loads
Xe2 allows us to do DWORD store's through the LSC, eliminating the need
to construct channel masks and slot offsets.
Signed-off-by: Rohan Garg <rohan.garg@intel.com>