Skip to content

radv: invalidate L2 instead of only writeback L2 when using DCC stores

Samuel Pitoiset requested to merge hakzsam/mesa:radv_fix_dcc_stores_non_coherent into main

Fixes DCC corruption on RDNA2 chips with non-coherent RBs (NAVI22 for example).

Merge request reports