additional predicate (and address?) regs
I've seen some shaders (like manhattan/361.shader_test
) that write to p0.y
in addition to p0.x
. So it seems like we at least have multiple predicate registers. Not sure if this is also true for address registers? But defn the cat0 instructions have room in the encoding to specify one of multiple predicate registers.