- May 31, 2022
-
-
Dillon Varone authored
[Description] Add USBC connector ID to align with new VBIOS parsing. Add seperate DCN321 link encoder due to different PHY version affecting DP ALT related registers. Signed-off-by:
Dillon Varone <dillon.varone@amd.com> Acked-by:
Jerry Zuo <jerry.zuo@amd.com> Signed-off-by:
Alex Deucher <alexander.deucher@amd.com>
-
Aurabindo Pillai authored
GFX11 IP introduces new tiling mode. Various combinations of DCC settings are possible and the most preferred settings must be exposed for optimal use of the hardware. add_gfx11_modifiers() is based on recommendation from Marek for the preferred tiling modifier that are most efficient for the hardware. v2: microtiling fix noticed by Marek v3: keep Z tiling check Signed-off-by:
Aurabindo Pillai <aurabindo.pillai@amd.com> Acked-by:
-
Kenneth Feng authored
align the cg and pg settings between gc_v11_0 and gc_v11_2 Signed-off-by:
Kenneth Feng <kenneth.feng@amd.com> Reviewed-by:
-
Aurabindo Pillai authored
[Why&How] Add DCN32 to IP discovery to enable automatic initialization of AMDGPU Display Manager Signed-off-by:
-
Aurabindo Pillai authored
Add Display Manager specific changes for DCN3.2.x. DM handles the interaction between the core DC modesetting code and the drm modesetting infrastructure. Signed-off-by:
-
Jack Xiao authored
fix mes11 api interface. Signed-off-by:
Jack Xiao <Jack.Xiao@amd.com> Reviewed-by:
Hawking Zhang <Hawking.Zhang@amd.com>
-
- May 30, 2022
-
-
[Why&How] This patch adds necessary changes needed in DC files outside DCN32/321 specific tree v2: squash in updates (Alex) Signed-off-by:
-
Add core DC support for DCN 3.2.x. v2: squash in fixup (Alex) Signed-off-by:
-
Add support for managing DCN3.2.x clocks. v2: squash in smu interface updates (Alex) v3: Drop unused SMU header (Alex) Signed-off-by:
-
Aurabindo Pillai authored
DML is required for display configuration modelling for things like bandwidth management and validation. Signed-off-by:
-
Aurabindo Pillai authored
Add support for the GPIO changes for DCN3.2.x. Signed-off-by:
-
Aurabindo Pillai authored
Add DCN3.2.x interrupt support. Signed-off-by:
-
PhilipY authored
MMU notifier callback may pass in mm with mm->mm_users==0 when process is exiting, use mmget_no_zero to avoid accessing invalid mm in deferred list work after mm is gone. Signed-off-by:
Philip Yang <Philip.Yang@amd.com> Reviewed-by:
Felix Kuehling <Felix.Kuehling@amd.com>
-
- May 27, 2022
-
-
Aurabindo Pillai authored
DMCUB is the display engine microcontroller which aids in modesetting and other display related features. Signed-off-by:
-
Aurabindo Pillai authored
Add register headers for DCN 3.2.0 and 3.2.1. Signed-off-by:
-
Aurabindo Pillai authored
Add DCN3.2 asic identifiers. Signed-off-by:
-
Aurabindo Pillai authored
Add new structures for DCN 3.2.x. Signed-off-by:
-
Aurabindo Pillai authored
Signed-off-by:
-
stanley yang authored
SMU add a new variable mca_ceumc_addr to record umc correctable error address in EccInfo table, driver side add EccInfo_V2_t to support this feature Change-Id: Ie37e35460941f1b388f4b2891ee69b8a49b24d63 Signed-off-by:
Stanley.Yang <Stanley.Yang@amd.com> Reviewed-by:
Lijo Lazar <lijo.lazar@amd.com>
-
- May 26, 2022
-
-
Alex Deucher authored
Supports AV1. Mesa already has support for this and doesn't rely on the kernel caps for yellow carp, so this was already working from an application perspective. Fixes: 55439817 ("amdgpu/nv.c - Added video codec support for Yellow Carp") Bug: drm/amd#2002 Reviewed-by:
Leo Liu <leo.liu@amd.com> Signed-off-by:
-
fuyuan peng authoredFix spelling typo in comments. Reported-by:
k2ci <kernel-bot@kylinos.cn> Signed-off-by:
pengfuyuan <pengfuyuan@kylinos.cn> Signed-off-by:
-
Evan Quan authored
The feature is ready with latest 78.39.0 PMFW. Signed-off-by:
Evan Quan <evan.quan@amd.com> Reviewed-by:
-
Evan Quan authored
To fit the latest 78.39.0 PMFW. Signed-off-by:
-
Evan Quan authored
There is some problem with average frequency reading. Thus, we switch to the target frequency reading instead. Signed-off-by:
-
- May 25, 2022
-
-
Mitchell Augustin authored
Removed trailing whitespace from end of line in amdgpu_device.c Signed-off-by:
Mitchell Augustin <kernel@mitchellaugustin.com> Signed-off-by:
-
Alex Deucher authored
Use IP version rather than asic type. Reviewed-by:
Guchun Chen <guchun.chen@amd.com> Signed-off-by:
-
Alex Deucher authored
Drop extra cases in the default case. Reviewed-by:
-
Jiapeng Chong authored
This symbol is not used outside of imu_v11_0.c, so marks it static. Fixes the following w1 warning: drivers/gpu/drm/amd/amdgpu/imu_v11_0.c:302:6: warning: no previous prototype for ‘program_imu_rlc_ram’ [-Wmissing-prototypes]. Reported-by:
Abaci Robot <abaci@linux.alibaba.com> Signed-off-by:
Jiapeng Chong <jiapeng.chong@linux.alibaba.com> Signed-off-by:
-
This version brings along the following fixes: * Changes to DP LT fallback behavior to more closely match the DP standard * Added new interfaces for lut pipeline * Restore ref_dtblck value when clk struct is cleared in init_clocks * Fixes DMUB outbox trace in S4 * Fixes lingering DIO FIFO errors when DIO no longer enabled * Reads Golden Settings Table from VBIOS Acked-by:
Jasdeep Dhillon <jdhillon@amd.com> Signed-off-by:
Aric Cyr <aric.cyr@amd.com>
-
[Why] It's possible for some fallback scenarios to result in infinite looping during link training. [How] This change modifies DP LT fallback behavior to more closely match the DP standard. Keep track of the link rate during the EQ_FAIL fallback, and use it as the maximum link rate for the CR sequence. Reviewed-by:
Wenjing Liu <Wenjing.Liu@amd.com> Tested-by:
Daniel Wheeler <daniel.wheeler@amd.com> Signed-off-by:
Ilya <Ilya.Bakoulin@amd.com>
-
why: lut pipeline will be hooked up differently in some asics need to add new interfaces how: add them Reviewed-by:
Krunoslav Kovac <Krunoslav.Kovac@amd.com> Acked-by:
Martin <martin.leung@amd.com>
-
[Description] ref_dtbclk value is assigned in clk_mgr_construct, but the clks struct is cleared in init_clocks. Make sure to restore the value or we will get 0 value for ref_dtbclk in DCN31. Reviewed-by:
Chris Park <Chris.Park@amd.com> Acked-by:
Alvin Lee <Alvin.Lee2@amd.com>
-
[Why] DMUB Outbox0 read/write pointer not sync after resumed from S4. And that caused old traces were sent to outbox. [How] Disable DMUB Outbox0 interrupt and clear DMUB Outbox0 read/write pointer when resumes from S4. And then enable Outbox0 interrupt before starts DMCUB. Reviewed-by:
Nicholas Kazlauskas <Nicholas.Kazlauskas@amd.com> Acked-by:
Cruise Hung <Cruise.Hung@amd.com>
-
[WHY] Very low rate to cause memory access issue while resetting DMCUB after the halt command was sent to it. The process of stopping fw of DMCUB may be timeout, that means it is not in idle state, such as the window frames may still be kept in cache, so reset by force will cause MMHUB hang. [HOW] After the halt command was sent, keep checking the DMCUB state until it is idle. Reviewed-by:
Eric Yang <Eric.Yang2@amd.com> Reviewed-by:
hengzhou <Hengyong.Zhou@amd.com>
-
[Why] When enabling an HPO stream for the first time after having previously enabled a DIO stream there may be lingering DIO FIFO errors even though the DIO is no longer enabled. These can cause display clock change to hang if we don't apply the OTG disable workaround since the ramping logic is tied to OTG on. [How] The workaround wasn't being applied in the sequence of: 1 DIO stream 0 streams 1 HPO stream because current_state has no stream or planes in its context - and it's only swapped after optimize has finished. We should be using the incoming context instead to determine whether this logic is needed or not. Reviewed-by:
Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com> Reviewed-by:
-
why and how: This reverts commit 8e848b1b4ee585cbe25808b4458a74e739586034. Was causing a black screen with certain blocks Reviewed-by:
George Shen <George.Shen@amd.com> Acked-by:
-
[Why] Dmub read AUX_DPHY_RX_CONTROL0 from Golden Setting Table, but driver will set it to default value 0x103d1110, which causes issue in some case [How] Remove the driver code, use the value set by dmub in dp_aux_init Reviewed-by:
Sherry Wang <YAO.WANG1@amd.com>
-
Alex Deucher authored
Add a beige goby PCI ID. Reviewed-by:
-
lijo lazar authored
When powerplay is not enabled, return AUTO as default level. Signed-off-by:
-
- May 23, 2022
-
-
Julia Lawall authored
Spelling mistake (triple letters) in comment. Detected with the help of Coccinelle. Signed-off-by:
Julia Lawall <Julia.Lawall@inria.fr> Signed-off-by:
-
