Skip to content

igt@kms_cursor_legacy@cursora-vs-flipb@atomic-transitions-varying-size - incomplete - No warning/errors

https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_12681/re-adlp-11/igt@kms_cursor_legacy@cursora-vs-flipb@atomic-transitions-varying-size.html

<7> [415.876107] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling always-on
<7> [415.876285] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling DC_off
<7> [415.876747] i915 0000:00:02.0: [drm:gen9_set_dc_state.part.0 [i915]] Setting DC state from 02 to 00
<7> [415.876918] i915 0000:00:02.0: [drm:icl_verify_procmon_ref_values [i915]] Combo PHY A Voltage/Process Info : 0.85V dot0 (low-voltage)
<7> [415.877070] i915 0000:00:02.0: [drm:icl_combo_phys_init [i915]] Combo PHY A already enabled, won't reprogram it.
<7> [415.877211] i915 0000:00:02.0: [drm:icl_verify_procmon_ref_values [i915]] Combo PHY B Voltage/Process Info : 0.85V dot0 (low-voltage)
<7> [415.877350] i915 0000:00:02.0: [drm:icl_combo_phys_init [i915]] Combo PHY B already enabled, won't reprogram it.
<7> [415.877493] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling PW_2
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information