Skip to content

igt@i915_pm_dc@dc5-psr - incomplete - No warnings/errors

https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11762/shard-skl6/igt@i915_pm_dc@dc5-psr.html

<6> [261.078440] Console: switching to colour dummy device 80x25
<6> [261.080620] [IGT] i915_pm_dc: executing
<7> [261.507568] i915 0000:00:02.0: [drm:intel_pps_vdd_off_sync_unlocked [i915]] Turning [ENCODER:94:DDI A/PHY A] VDD off
<7> [261.508799] i915 0000:00:02.0: [drm:intel_pps_vdd_off_sync_unlocked [i915]] PP_STATUS: 0x80000008 PP_CONTROL: 0x00000007
<7> [261.509886] i915 0000:00:02.0: [drm:intel_power_well_disable [i915]] disabling DC_off
<7> [261.511499] i915 0000:00:02.0: [drm:skl_enable_dc6 [i915]] Enabling DC6
<7> [261.512959] i915 0000:00:02.0: [drm:gen9_set_dc_state.part.15 [i915]] Setting DC state from 00 to 02
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information